

SL8X3718-Bit Latched Bidirectional I/O Port

Legacy Device: Philips/Signetics S8X371


DESCRIPTION


The 8X371 I/O Port is a bidirectional device designed for use as an interface element in systems that use TTL-compatible busses. Typically, the 8X371 is used with the 8X305 Microcontroller and its associated interface Vector (IV) bus; however, it can also be used with the 8X300 Microcontroller or an equivalent microprocessor. The 8X371 is functionally the same and pin-for pin compatible with the older 8T31/8X31 but features improved performance and increased drive current. As shown in the logic diagram of Figure 1, the 8X371 consists of eight identical data latches — bits 0 through 7. The latches are accessed from either of two 8-bit busses — the Microcontroller (IV bus) and the user data (UD bus). Separate controls are provided for each bus and both busses operate independently, except when both attempt to input data at the same time: in such situations, the user bus always has priority. A Master Enable ($\overline{\text{ME}}$) input over the IV bus. The data latches are transparent, in that, while either bus is enabled for input, all input-data transitions are propagated to the other bus, if enabled for output.

FEATURES

- Two bidirectional 8-bit busses
- Independent bus operation (user-bus priority for data entry)
- User data input synchronous with respect to MCLK
- 3-State TTL outputs with high-drive capabilities
- Power-up to predetermined logic state
- Directly compatible with 8X305 (or 8X300) Microcontrollers
- Single +5V supply
- 0.4" 24-pin DIP

PIN CONFIGURATION





FUNCTIONAL OPERATION

UD Bus Control

As shown in Table 1, the User Data (UD) bus interface is controlled by the UIC and UOC inputs. Data input to the UD bus is synchronous with MCLK, that is, with UIC low, information is written into the data latches only when MCLK is high. Output drivers on the UD bus are enabled when UOC is low and UIC is high.

Table 1. Input/Output Control of UD Bus

UIC	UOC	MCLK	FUNCTION OF UD BUS
н	L	Х	Output data
L	Х	Н	Input data
L	Х	L	Inactive
н	н	X	Inactive

NOTE:

X = don't care

IV Bus Control

Input/output control of the $\overline{\text{IV}}$ bus is shown in Table 2; this bus is controlled by $\overline{\text{RC}}$, WC, $\overline{\text{ME}}$,

Table 2. Input/Output Control of IV Bus

ME	AC	wc	MCLK	UIC	FUNCTION OF IV BUS
L	L	L	X	х	Output Data
L	х	н	н	Н	Input Data
L .	н	L	Х	х	Inactive
L	Х	Н	×	L	Inactive
L	х	н	L	Н	Inactive
н	Х	Х	Х	х	Inactive

and MCLK. The $\overline{\text{IV}}$ bus is enabled for output (Microcontroller read operation) when ME, $\overline{\text{RC}}$, and WC are all low. Data is written into the data latches from the $\overline{\text{IV}}$ bus when $\overline{\text{ME}}$ is low and both WC and MCLK are high. To avoid data-input conflicts, inputs from the $\overline{\text{IV}}$ bus are inhibited when $\overline{\text{UIC}}$ is low; under all other conditions, the $\overline{\text{IV}}$ and UD busses operate independently. The Microcontroller Left Bank $\overline{\text{(LB)}}$ and Right Bank $\overline{\text{(RB)}}$ outputs can control the $\overline{\text{ME}}$ inputs for two banks of I/O devices, thus acting as a ninth address bit. If more than one I/O Port (including the addressable parts — 8X372, 8X376, 8X382, etc.) are to be connected to the same bank

(LB or RB) of the Microcontroller, selection of each 8X371 must be accomplished with external logic to avoid bus conflicts.

Bus Logic Levels

Data written into the I/O port from either bus will appear inverted when read from the other bus. Data written into either bus will not be inverted when read from the same bus. (Note: A logic "1" in Microcontroller software corresponds to a high-level on the UD bus even though the IV bus is inverted.) The 8X371 wakes up in the unselected state with all data bits latched at the "logic 1" level (UD) bus outputs high if enabled).

ABSOLUTE MAXIMUM RATINGS

SYMBOL	PARAMETER	RATING	UNIT	
Vcc	Power supply voltage	+7	V _{DC}	
V ₁	Input voltage	+5.5	V _{DC}	
T _{STG}	Storage temperature range	-65 to +150	°C	

DC ELECTRICAL CHARACTERISTICS (Military) $4.75 \text{V} \le \text{V}_{\text{CC}} \le 5.25 \text{V}, -55^{\circ}\text{C} \le \text{T}_{\text{C}} \le +125^{\circ}\text{C}$

SYMBOL	PARAMETER	TEST CONDITIONS		LIMITS		UNIT
			Min	Тур	Max	
V _{cc}	Supply voltage		4.5	5.0	5.5	٧
V _H	High level input voltage		2.0			٧
V,	Low level input voltage				0.8	٧
V _{IK}	Input clamp voltage	V _{cc} = MIN; I _i = -10mA			-1.5	٧
I _{IH}	High level input current 1	$V_{cc} = MAX; V_{H} = 2.7V$			100	μА
1,	Low level input current 1	V _{cc} = MAX; V _L = 0.5V			-550	μA
Va	Low level output voltage	$V_{\infty} = MIN; I_{\infty} = 16mA$			0.55	٧
~	IV bus (IV0=IV7), User bus (UD4 - UD7)	$V_{\infty} = MIN; I_{\infty} = 24mA$			0.55	٧
V _{oH}	High level output voltage	$V_{cc} = MIN; I_{cH} = -3.2mA$	2.4			V
l _{os}	Short circuit output current2	V _{cc} = MAX	-20			mA
~~	IV bus (IV0=IV7), UD bus (UD4 - UD7)	V _{cc} = MAX	-10			mA
I _{cc}	Supply current	V _{cc} = MAX; ME = UOC = V _{cc}			150	mA

MILITARY ONLY

DC ELECTRICAL CHARACTERISTICS (Commercial) $4.75 \text{V} \le \text{V}_{\text{CC}} \le 5.25 \text{V}, -0^{\text{Q}} \text{C} \le \text{T}_{\text{C}} \le +70^{\text{Q}} \text{C}$

		, ()	0			
SYMBOL	PARAMETER	TEST CONDITIONS		LIMITS		UNIT
			Min	Тур	Max	
V _{cc}	Supply voltage		4.75	5.0	5.25	٧
V _{IH}	High level input voltage		2.0			V
V _{II}	Low level input voltage				0.8	٧
V _{IK}	Input clamp voltage	$V_{cc} = MIN; I_1 = -10mA$			-1.5	V
I _{IH}	High level input current ¹	$V_{cc} = MAX; V_{H} = 2.7V$		5	100	μA
1,	Low level input current 1	V _{cc} = MAX; V _{IL} = 0.5V		-350	-550	μA
Va	Low level output voltage	V _{cc} = MIN; I _{oc} = 16mA			0.55	V
~	ĪV bus (ĪV0=ĪV7), User bus (UD4 - UD7)	$V_{cc} = MIN; I_{oL} = 24mA$			0.55	V
V _{OH}	High level output voltage	$V_{cc} = MIN; I_{oH} = -3.2mA$	2.4			V
los	Short circuit output current2	V _{cc} = MAX	-20			mA
~	IV bus (IV0=IV7), UD bus (UD4 - UD7)	V _{cc} = MAX	-10			mA
I _{cc}	Supply current	$V_{cc} = MAX; \overline{ME} = \overline{UOC} = V_{cc}$		90	150	mA

COMMERCIAL ONLY

NOTES:

- 1. The input current includes the 3-State leakage current of the output driver on the data lines.
- 2. Only one output may be shorted at a time.

AC FLECTRICAL CHARACTERISTICS 4.5V S Voc. \$5.5V. -55°C \$ To \$ +125°C


SYMBOL	PARAMETER	REFERE	NCES	TEST CONDITIONS		LIM	ITS	UNIT
	From To			A	Min Max			
Pulse Widti	18:							
T _{W1}	Clock high	TMCLK	↓MCLK			30		ns
tw2	User input control	↓orc	ी∪ाट	MCLK = High		35		ns
Propagation	n Delays:							
^t PD1	UD propagation delay	UD	ΙV	MCLK = High RC = WC = ME = UCI = Low			45	ns
t _{PO2}	UD clock delay	1 MCLK	ΙV	UD = stable; RC = WC = ME - UIC = Low			5 5	ns
t _{PO3}	UD input delay	↑uic	ΙV	UD = Stable; MCLK = High RC = WC = ME = Low			55	ns
t _{PD4}	IV data propagation delay	ī∇	αυ	MCLK = WC = UIC = High; ME = DOC = RC = Low			45	ns
t _{PO5}	IV data clock delay	TMCLK	UD	WC = UIC = High; IV = Stable ME = UOC = RC = Low			55	ns
Output Ens	ble Timing:							
toe1	UD output enable	Juoc	UD	UIC = High			45	ns
IOE2	UD input recovery	Tuic	QU	UOC = Low			45	ns
to€a	IV data master enable	JMF.	ΙV	WC = RC = Low			45	ns
^t OE4	IV data read enable	↓RC	ľV	WC = ME = Low			45	ns
t _{OE5}	Ⅳ data write recovery	Jwc	Ī∇	RC = ME = Low			45	ns
Output Dis	able Timing:							
t ₀₀₁	UD output disable	Tuoc	UD	UTC = High			40	ns
t002	UD input override	Juic	au	UOC = Low			45	ns
too3 ³	IV data master disable	↑ME	IV	WC = RC = Low			40	ns
¹ 004 ³	Ⅳ data read disable	TRC	ΙV	WC = ME = Low			40	ns
¹ 006 ³	IV data write override	↑wc	ΙV	RC = ME Low			40	ns
Setup Time):							
t _{S1}	UD clock setup time	QU	JMCLK	UIC = Low		15		ns
ts2	UD setup time	UD	↑uic	MCLK = High		25		ns
tsa	User input control setup time	Toic	↓MCLK			25		ns
ts4	Ⅳ data setup time	Ī∇	↓MCLK	WC = UTC = High; ME = Low		15		ns
1554	IV master enable setup time	TME	↓MLCK	WC = UIC = High		20		ns
t _{S6}	IV write control setup time	↑wc	↓MCLK	ME = Low; UIC = High		40		ns
Hold Time	s:							
t _{H1}	UD clock hold time	JMCLK	UD	UIC = Low		20		ns
tH2	UD control hold time	Tuic	UD	MCLK = High		10		ns
¹нз	User input control hold time	↓ MCLK	Tuic			0	1	ns
l _{H4}	IV data hold time	JMCLK	IV	WC = UIC = High; ME = Low 2	5°C	5		ns
				Т	emp.	20		ns
t _{H5} 4	Ⅳ master enable hold time	↓MCLK	↓ME	WE = UIC - High		0		ns
t _{H6}	IV write control hold time	↓ MCLK	Jwc	ME = Low; UIC = High		0		ns

- 1. The input current includes the 3-State leakage current of the output driver on the data lines.
- 2. Only one output may be shorted at a time.
- These parameters are measured with a capacitive loading of 50pF and represent the output driver turn-off time.
 If ME is to be high (inactive), it must be setup before the rising edge and held after the falling edge of MCLK to avoid unintended writing into or selection of the I/O port.


AC ELECTRICAL CHARACTERISTICS 4.75 < V_{CC} < 5.25V, 0°C < T_A < 70°C

		REFER	ENCES	TEST CONDITIONS	LIMITS			UNIT
SYMBOL	PARAMETER	From	То	TEST CONDITIONS	Min	Тур	Max	UNI
Pulse Wid	ths							
twi	Clock high	1 MCLK	↓ MCLK		35			กร
lw2	User input control	↓ UIC	1 UIC	MCLK = High	35			ns
Propagation	on Delays							
t _{PD1}	UD propagation delay	QU	I∇	MCLK = High RC = WC = ME = UCI = Low			30	กร
t _{PD2}	UD clock delay _	1 MCLK	ĩ∇	UD = Stable; RC = WC = ME = UIC = Low			50	ns
^t PO3	UD input delay	↓ UIC	ΙV	UD = Stable; MCLK = High ŘC = WC = MĚ ≃ Low			50	ns
^t PD4	Ⅳ data propagation delay	I∇	UD	MCLK = WC = ÜÏČ = High; ME = ÜOC = RC = Low			45	n s
t _{PD5}	lV data clock delay	↑ MCLK	UD	WC = UIC = High; IV = Stable ME = UOC = RC = Low			55	ns
Output En	nable Timing							
t _{OE1}	UD output enable	↓ uoc	UD	UIC = High			30	ns
¹O€2	UD input recovery	1 VIC	UD	UOC = Low			30	กร
^t OE3	IV data master enable	↓ ME	ΙΫ	WC = RC - Low			22	ns
^t OE4	IV data read enable	↓ RC	IV	WC - ME - Low			25	ns
^t OE5	Ⅳ data write recovery	↓ wc	Ī∇	RC = ME - Low			25	ns
Output Di	sable Timing							-
t _{OD1}	UD output disable	↑ UOC	UD	UIC = High			25	ns
^t OD2	UD input override	↓ UIC	QU	UOC = Low			30	ns
tops1	i∇ data master disable	1 ME	IV	WC = RC = Low			20	ns
t _{OD4} 1	Ⅳ data read disable	1 RC	IV	WC = ME = Low			20	ns
tops1	IV data write override	1 wc	īV	RC = ME = Low			20	ns
Setup Tim	ne						-	
t _{S1}	UD clock setup time	UD	↓ MCLK	UIC - Low	15			ns
ts2	UD setup time	UD	1 UIC	MCLK = High	15			กร
tsa	User input control setup time	ל טוכ	↓ MCLK		25			ns
t _{S4}	Ⅳ data setup time	Ĭ∇	↓ MCLK	WC = ŪĪC = High; MĒ = Low	35			ns
t _{S5} 2	IV master enable setup time	↓ ME	↓ MCLK	WC = ŪlC = High	30			ns
t _{S6}	IV write control setup time	1 wc	↓ MCLK	ME - Low; UIC - High	30			ns
Hold Time	es							
Ц Н1	UD clock hold time	↓ MCLK	QU	UIC = Low	15			กร
t _{H2}	UD control hold time	1 UIC	UD	MCLK = High	15			กร
t _{H3}	User input control hold time	↓ MCLK	Tuic		0			ns
t _{H4}	IV data hold time	↓ MCLK	Ī∇	WC = UIC = High; ME = Low	5		T	ns
t _{H5} ²	IV master enable hold time	↓ MCLK	1 ME	WE = UIC = High	0			ns
t _{H6}	IV write control hold time	↓ MCLK	↓ wc	ME = Low; = UIC = High	0	1	1	ns

^{1.} These parameters are measured with a capacitive loading of 50pf and represent the output driver turn-off time.
2. If ME is to be high (inactive), it must be setup before the rising edge and held after the falling edge of MCLK to avoid unintended writing into or selection of the I/O. port.



AC TEST LOADING CIRCUITS




APPLICATIONS

In some applications, performance of a Microcontroller system can be enhanced by using the 8X371 I/O Port instead of an addressable 8X372 port. Using a technique referred to as Extended Microcode or Fast TV Select, the address select cycles which normally precede a read or write operation when using an 8X372 can be eliminated by use of the 8X371.

This technique is often used in bit slice microprocessor designs and involves widening the program memory beyond the normal 16-bit requirement of the Microcontroller, the extra bits are used as enable signals for the 8X371 ports. Thus, the 8X371 is enabled during the instruction cycle in which it is required for input output operations. Since the software overhead of separate address select cycles is eliminated, the overall system performance is improved.

As shown in the accompanying diagram, the program memory is extended by two bit

positions (D $_{16}$ and D $_{17}$), permitting any one of four 8X371 ports to be enabled during those instructions. Because of timing considerations, latches must be used to hold the Extended Microcode through the end of the instruction cycle. A decoder is used to obtain four enable signals from the two extra bits. The decoder outputs are ORed with the LB output of the 8X305; thus, all four I/O ports are placed on the Left Bank of the IV bus.



Lansdale Semiconductor reserves the right to make changes without further notice to any products herein to improve reliability, function or design. Lansdale does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others. "Typical" parameters which may be provided in Lansdale data sheets and/or specifications can vary in different applications, and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by the customer's technical experts. Lansdale Semiconductor is a registered trademark of Lansdale Semiconductor, Inc.