## Legacy Device: Motorola MC145162

The ML145162 is a dual phase-locked loop (PLL) frequency synthesizer especially designed for CT-1 cordless phone applications worldwide. This frequency synthesizer is also for any product with a frequency operation at 60 MHz or below.
The device features fully programmable receive, transmit, reference, and auxiliary reference counters accessed through an MCU serial interface. This feature allows this device to operate in any CT-1 cordless phone application. The device consists of two independent phase detectors for transmit and receive loops. A common reference oscillator, driving two independent reference frequency counters, provides independent reference frequencies for transmit and receive loops. The auxiliary reference counter allows the user to select an additional reference frequency for receive and transmit loops if required.

- Operating Voltage Range: 2.5 to 5.5 V
- Operating Temperature Range: $\mathrm{T}_{\mathrm{A}}=-40$ to $+75^{\circ} \mathrm{C}$
- Operating Power Consumption: $3.0 \mathrm{~mA} @ 2.5 \mathrm{~V}$
- Maximum Operating Frequency: $60 \mathrm{MHz} @ 200 \mathrm{mV}$ p-p, VDD $=2.5 \mathrm{~V}$
- Three or Four Pins Used for Serial MCU Interface
- Built-In MCU Clock Output with Frequency of Reference Oscillator $\div 3 / \div 4$
- Power Saving Mode Controlled by MCU
- Lock Detect Signal
- On-Chip Reference Oscillator Supports External Crystals to 16.0 MHz
- Reference Frequency Counter Division Range: 16 to 4095
- Auxiliary Reference Frequency Counter Division Range: 16 to 16,383
- Transmit Counter Division Range: 16 to 65,535
- Receive Counter Division Range: 16 to 65,535


Note: Lansdale lead free ( $\mathbf{P b}$ ) product, as it becomes available, will be identified by a part number prefix change from ML to MLE

| PIN ASSIGNMENT |  |
| :---: | :---: |
| CLK ${ }^{1}$ • | 16 ¢ $\overline{\text { LD }}$ |
| $\mathrm{AD}_{\text {in }} \mathrm{L}^{2}$ | 15 TxPD ${ }_{\text {out }}$ |
| $\mathrm{Din}_{\text {in }} 3$ | $14 \sim \mathrm{fin}^{\text {- }}$ T |
| ENB [ 4 | 13 TxPS/fTx |
| MCUCLK [ 5 | 12 V VD |
| $V_{S S}[6$ | $11] \mathrm{RxPS} / \mathrm{F}_{\mathrm{Rx}}$ |
| OSC in $\square_{7} 7$ | 10 RxPD ${ }_{\text {out }}$ |
| OSC ${ }_{\text {out }}$ [ 8 | 9 fin ${ }_{\text {in }}$ |

## BLOCK DIAGRAM



MAXIMUM RATINGS* (Voltages Referenced to $\mathrm{V}_{\mathrm{SS}}$ )

| Symbol | Rating | Value | Unit |
| :---: | :--- | :---: | :---: |
| $\mathrm{V}_{\mathrm{DD}}$ | DC Supply Voltage | -0.5 to +6.0 | V |
| $\mathrm{~V}_{\text {in }}$ | Input Voltage, All Inputs | -0.5 to $\mathrm{V}_{\mathrm{DD}}+0.5$ | V |
| $\mathrm{I}_{\text {in }}$ I Iout | DC Current Drain Per Pin | 10 | mA |
| $\mathrm{I}_{\mathrm{DD}}, \mathrm{I}_{\mathrm{SS}}$ | DC Current Drain $\mathrm{V}_{\mathrm{DD}}$ or $\mathrm{V}_{\text {SS }}$ Pins | 30 | mA |
| $\mathrm{~T}_{\text {stg }}$ | Storage Temperature Range | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |

* Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the limits in the Electrical Characteristics tables or Pin Descriptions section.

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, $V_{\text {in }}$ and $V_{\text {out }}$ should be constrained to the range $V_{S S} \leq\left(V_{\text {in }}\right.$ or $\left.V_{\text {out }}\right) \leq V_{D D}$.
Unused pins must always be tied to an appropriate logic voltage level (e.g., either VSS or $V_{D D}$ ). Unused outputs must be left open.

ELECTRICAL CHARACTERISTICS (Voltages Referenced to $\mathrm{V}_{\mathrm{SS}}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ )


SWITCHING CHARACTERISTICS $\left(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}\right)$

| Symbol | Characteristic |  | Figure No. | VDD | Guaranteed Limit |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min |  | Max |  |
| t'LH | Output Rise Time |  |  | 1 | $\begin{aligned} & 2.5 \\ & 5.5 \end{aligned}$ | - | $\begin{aligned} & 200 \\ & 100 \end{aligned}$ | ns |
| ${ }^{\text {t }}$ HL | Output Fall Time |  | 1 | $\begin{aligned} & 2.5 \\ & 5.5 \end{aligned}$ | - | $\begin{aligned} & 200 \\ & 100 \end{aligned}$ | ns |
| $t_{r}, t_{f}$ | Input Rise and Fall Time | $\mathrm{OSC}_{\text {in }}$ | 2 | $\begin{aligned} & 2.5 \\ & 5.5 \end{aligned}$ | - | $\begin{aligned} & 5.0 \\ & 4.0 \end{aligned}$ | $\mu \mathrm{s}$ |
| ${ }^{\text {w }}$ w | Input Pulse Width | CLK and ENB | 3 | $\begin{aligned} & 2.5 \\ & 5.5 \end{aligned}$ | $\begin{aligned} & 80 \\ & 60 \end{aligned}$ | - | ns |
| $f_{\text {max }}$ | $\begin{aligned} & \text { Input Frequency } \\ & \text { Input = Sine Wave @ } \geq 200 \mathrm{mV} \mathrm{p}-\mathrm{p} \end{aligned}$ | $\begin{array}{r} \text { OSC }_{\text {in }} \\ \mathrm{f}_{\mathrm{in}}-\mathrm{R}, \mathrm{f}_{\mathrm{in}}-\mathrm{T} \end{array}$ |  | $\begin{aligned} & \hline 2.5-5.5 \\ & 2.5-5.5 \end{aligned}$ | - | $\begin{aligned} & \hline 16 \\ & 60 \end{aligned}$ | MHz |
| $\mathrm{t}_{\text {st }}$ | Minimum Start-Up Time |  |  |  |  | 10 | ms |
| $\mathrm{t}_{\text {su }}$ | Setup Time | DATA to CLK ENB to CLK | 5 | $\begin{aligned} & 2.5 \\ & 5.5 \end{aligned}$ | $\begin{aligned} & 100 \\ & 200 \end{aligned}$ | - | ns |
| th | Hold Time | CLK to DATA | 5 | $\begin{aligned} & 3.0 \\ & 5.0 \end{aligned}$ | $\begin{aligned} & 80 \\ & 40 \end{aligned}$ | - | ns |
| trec | Recovery Time | ENB to CLK | 5 | $\begin{aligned} & \hline 3.0 \\ & 5.0 \end{aligned}$ | $\begin{aligned} & \hline 80 \\ & 40 \end{aligned}$ | - | ns |
| $\mathrm{t}_{\text {su1 }}$ | Setup Time | ENB to CLK | 4 | 2.5-5.5 | 80 | - | ns |
| th1 | Hold Time | CLK to ENB | 4 | 2.5-5.5 | 600 | - | ns |
| $f$ | Phase Detector Frequency |  |  |  | dc | 12.5 | kHz |
| $\mathrm{f}_{\text {MCUCLK }}$ | Output Clock Frequency $\left(\mathrm{OSC}_{\mathrm{in}} \div 3\right)$ | MCUCLK |  |  | dc | 5.33 | MHz |

## SWITCHING WAVEFORMS



Figure 1.


Figure 3.


Figure 4. ENB High During Serial Transfer


Figure 2.


Figure 5. ENB Low During Serial Transfer

## PIN DESCRIPTIONS

## INPUT PINS

## OSC $_{\text {in }} /$ OSC $_{\text {out }}$

Reference Oscillator Input/Output (Pins 7, 8) These pins form a reference oscillator when connected to an external par-allel-resonant crystal. Figure 6 shows the relationship of different crystal frequencies and reference frequencies for cordless phone applications in various countries. OSC $_{\text {in }}$ may also serve as input for an externally generated reference signal which is typically AC coupled.

## MCUCLK <br> System Clock (Pin 5)

This output pin provides a signal of the crystal frequency ( $\mathrm{OSC}_{\text {out }}$ ) divided by 3 or 4 that is controlled by a bit in the control register.
This signal can be a clock source for the MCU or other system clocks.

## ADin, Din $_{\text {, }}$ CLK, ENB

Auxiliary Data In, Data In, Clock, Enable (Pins 2, 3, 1, 4)
These four pins provide an MCU serial interface for programming the reference counter, the transmit-channel counter, and the receive-channel counter. They also provide various controls of the PLL including the power saving mode and the programming format.

## TxPS/fTx, RxPS/fRx <br> Transmit Power Save, Receive Power Save (Pins 13, 11)

For a normal application, these output pins provide the status of the internal power saving mode operation. If the transmit-channels counter circuitry is in power down mode, TxPS/fTx outputs a high state. If the receive-channels counter circuitry is in power down mode, RxPS/fRx is set high. These outputs can be applied for controlling the external power switch for the transmitter and the receiver to save MCU control pins.
In the $\mathrm{Tx} / \mathrm{Rx}$ channel counter test mode, the $\mathrm{TxPS} / \mathrm{f} \mathrm{Tx}$ and RxPS/fRx pins output the divided value of the transmit channel counter ( $\mathrm{f} T \mathrm{x}$ ) and the receive channel counter ( fRx ), respectively. This test mode operation is controlled by the control
register. Details of the counter test mode are in the $\mathbf{T x} / \mathbf{R x}$ Channel Counter Test section of this data sheet.

## $\mathbf{f}_{\text {in }}-\mathbf{T} / \mathbf{f}_{\mathbf{i n}}-\mathbf{R}$

## Transmit/Receive Counter Inputs (Pins 14, 9)

$\mathrm{f}_{\mathrm{in}}-\mathrm{T}$ and $\mathrm{f}_{\mathrm{in}}-\mathrm{R}$ are inputs to the transmit and the receive counters, respectively. These signals are typically driven from the loop VCO and AC coupled. The minimum input signal level is $200 \mathrm{mV} \mathrm{p}-\mathrm{p} @ 60.0 \mathrm{MHz}$.

## OUTPUT PINS

## TxPD $_{\text {out }} /$ RxPD $_{\text {out }}$

Transmit/Receive Phase Detector Outputs (Pins 15, 10)
These are three-state outputs of the transmit and receive phase detectors for use as loop error signals (see Figure 7 for phase detector output wave forms). Phase detector gain is $\mathrm{V}_{\mathrm{DD}} / 4 \pi$ volts per radian.
Frequency $\mathrm{fV}>\mathrm{fR}$ or fV leading: output $=$ negative pulse.
Frequency $\mathrm{fV}<\mathrm{fR}_{\mathrm{R}}$ or fV lagging: output $=$ positive pulse.
Frequency $\mathrm{fV}=\mathrm{fR}$ and phase coincidence: output $=$ high impedance state.
NOTE: $f_{R}$ is the divided-down reference frequency at the phase detector input and fV is the divided-down VCO frequency at the phase detector input.

## $\overline{\mathbf{L D}}$

## Lock Detect (Pin 16)

The lock detect signal is associated with the transmit loop. The output at a high level indicates an out-of-lock condition (see Figure 7 for the $\overline{\mathrm{LD}}$ output wave form).

## POWER SUPPLY

## VDD

## Positive Power Supply (Pin 12)

$\mathrm{V}_{\mathrm{DD}}$ is the most positive power supply potential ranging from 2.5 to 5.5 V with respect to $\mathrm{V}_{\mathrm{SS}}$.

## VSS

Negative Power Supply (Pin 6)
$\mathrm{V}_{\mathrm{SS}}$ is the most negative supply potential and is usually connected to ground.


| Crystal | $\div \mathbf{N}$ Value | $\mathbf{f}_{\mathbf{R} 1 \rightarrow \mathbf{B}}$ | $\mathbf{f}_{\mathbf{R} \mathbf{2} \rightarrow \mathbf{C}}$ |
| :---: | :---: | :---: | :---: |
| 11.150 MHz | 446 | 6.25 kHz | 1.0 kHz |
| 11.150 MHz | 223 | 12.5 kHz |  |
| 10.240 MHz | 512 | 5.0 kHz |  |
| 12.000 MHz | 600 | 5.0 kHz |  |

Figure 6. Reference Frequencies for Cordless Phone Applications of Various Countries


Figure 7. Phase Detector/Lock Detector Output Waveforms

## MCU PROGRAMMING SCHEME

The MCU programming scheme is defined in two formats controlled by the ENB input. If the enable signal is high during the serial data transfer, control register/reference frequency programming is selected. If the ENB is low, programming of the transmit and receive counters is selected. During programming of the transmit and receive counters, both $\mathrm{AD}_{\text {in }}$ and $\mathrm{D}_{\text {in }}$ pins can input the data to the transmit and receive counters. Both counters' data is clocked into the PLL internal shift register at the leading edge of the CLK signal. It is not necessary to reprogram the reference frequency counter/control register when using the enable signal to program the transmit/receive channels.
In programming the control register/reference frequency scheme, the most significant bit (MSB) of the programming word identifies whether the input data is the control word or the reference frequency data word. If the MSB is 1 , the input data is the control word (Figure 8). Also see Figure 8 and Table 1 for control register and bit function. If the MSB is 0 , the input data is the reference frequency (Figure 9).
The reference frequency data word is a 32-bit word containing the 12 -bit reference frequency data, the 14 -bit auxiliary reference frequency counter information, the reference frequency selection plus, the auxiliary reference frequency counter enable bit (Figure 9).
If the AUX REF ENB bit is high, the 14-bit auxiliary reference frequency counter provides an additional phase reference frequency output for the loops. If AUX REF ENB bit is low, the auxiliary reference frequency counter is forced into
power-down mode for current saving. (Other power down modes are also provided through the control register per Table 2 and Figure 8.) At the falling edge of the ENB signal, the data is stored in the registers.
There are two interfacing schemes for the universal channel mode: the three-pin and the four-pin interfacing schemes. The three-pin interfacing scheme is suited for use with the MCU SPI (serial peripheral interface) (Figure 10), while the four-pin interfacing scheme is commonly used for general I/O port connection (Figure 11).
For the three-pin interfacing scheme, the auxiliary data select bit is set to 0 . All 32 bits of data, which define both the 16-bit transmit counter and the 16-bit receive counter, latch into the PLL internal register through the data in pins at the leading edge of CLK. See Figures 12 and 13.
For the four-pin interfacing scheme, the auxiliary data select bit is set to 1 . In this scheme, the 16 -bit transmit counter's data enters into the $\mathrm{AD}_{\text {in }}$ pin at the same time as the 16 -bit receive counter's data enters into the $\mathrm{D}_{\text {in }}$ pin. This simultaneous entry of the transmit and receive counters causes the programming period of the four-pin scheme to be half that of the three-pin scheme (see Figures 14 and 15).
While programming Tx/Rx Channel Counter, the ENB pin must be pulsed to provide falling edge to latch the shifted data after the rising edge of the last clock. Maximum data transfer rate is 500 kbps .

NOTE
10 ms should be allowed for initial start-up time for the oscillator to allow all registers to clear and enable programming of new register values.


NOTE: ENB must be high during the serial transfer.

Figure 8. Programming Format of the Control Register

Table 1. Control Register Function Bits Description

| Test Bit | Set to 1 for Tx/Rx channel counter test mode Set to 0 for normal application |
| :---: | :---: |
| Aux Data Select | Set to 1 for both $A D_{\text {in }}$ and $D_{\text {in }}$ pins inputting the transmit 16-bits data and receive 16-bits data respectively. <br> Set to 0 for normal application interfacing with MCU serial peripheral interface. Does not use $A D_{\text {in }}$ pin; tie $A D_{\text {in }}$ to $V_{S S}$. |
| $\mathrm{REF}_{\text {out }} \div 3 / \div 4$ | If set to $1, R E F_{\text {out }}$ output frequency is equal to $\mathrm{OSC}_{\text {out }} \div 3$. If set to $0, \mathrm{REF}_{\text {out }}$ output is $\mathrm{OSC}_{\text {out }} \div 4$. |
| TxPD Enable | If set to 1 , the transmit counter, transmit phase detector, and the associated circuitry is in powerdown mode. <br> Tx PS/f $T x$ is set "High". |
| RxPD Enable | If set to 1 , the receive counter, receive phase detector, and the associated circuitry is in powerdown mode. <br> $\mathrm{Rx} P \mathrm{PS} / \mathrm{f}_{\mathrm{Rx}}$ is set "High". |
| Ref PD Enable | If set to 1, both 12-bit and 14-bit reference frequency counters are in power-down mode. |

Table 2. Control Register Power Down Bits Function

| TxPD <br> Enable | RxPD <br> Enable | REF PD <br> Enable | Tx-Channel Counter | Rx-Channel Counter | Reference <br> Frequency Counter |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | - | - | - |
| 0 | 0 | 1 | - | - | Power Down |
| 0 | 1 | 0 | - | Power Down | Power Down |
| 0 | 1 | 1 | - | - | - |
| 1 | 0 | 0 | Power Down | Power Down | Power Down |
| 1 | 0 | 1 | Power Down | Power Down | - |
| 1 | 1 | 1 | Power Down | Power Down | Power Down |


ENB
$\qquad$

NOTE: ENB must be high during the serial transfer.

Figure 9. Programming Format of the Auxiliary/Reference Frequency Counters


Figure 10. MCU Interface Using SPI


Figure 11. MCU Interface Using Normal I/O Ports with Both $\mathrm{D}_{\text {in }}$ and $A \mathrm{D}_{\text {in }}$ for Faster Programming Time


NOTE: ENB must be high during the serial transfer.
Figure 12. Programming Format for Control Register (3-Pin Interfacing Scheme)


NOTE: ENB must be low during the serial transfer.

Figure 13. Programming Format for Transmit and Receive Counters (3-Pin Interfacing Scheme)


NOTE: ENB must be high during the serial transfer.
Figure 14. Programming Format for Control Register (4-Pin Interfacing Scheme)


NOTE: ENB must be low during the serial transfer.

Figure 15. Programming Format for Transmit and Receive Counters (4-Pin Interfacing Scheme)

Table 3. Global CT-1 Reference Frequency Setting vs Channel Frequencies

| Country | Channels Frequency | fR1 | fR2 |
| :--- | :--- | :---: | :---: |
| U.S.A. | $46 / 49 \mathrm{MHz}(10,15,25$ Channels $)$ | 5.0 kHz | - |
| France | $26 / 41 \mathrm{MHz}$ | $6.25 \mathrm{kHz} / 12.5 \mathrm{kHz}$ | - |
| Spain | $31 / 41 \mathrm{MHz}$ | 5.0 kHz | - |
| Australia | $30 / 39 \mathrm{MHz}$ | 5.0 kHz | - |
| U.K. | $1.7 / 47 \mathrm{MHz}$ | 6.25 kHz | 1.0 kHz |
| New Zealand | $1.7 / 34 / 40 \mathrm{MHz}$ | 6.25 kHz | 1.0 kHz |

## REFERENCE FREQUENCY SELECTION AND PROGRAMMING

Figure 16 shows the bit function of the reference frequency programming word. The user can either select the "fixed" reference frequency for all channels accordingly or provide a specific reference frequency for a particular channel by using two reference frequency counters (e.g., for an application in France, the base set transmit channel common fixed reference frequency is 6.25 kHz or 12.5 kHz ). (See Table 3 and Figure 6 for reference frequencies for various countries.) However, transmit channels 6,8 , and 14 can be set to 25 kHz , and channel 8 reference frequency can be set to 50 kHz . But this reference frequency may not be applied to the receiving side; therefore, the receiving side reference frequency must be generated by another reference frequency counter. The higher the reference frequency, the better the phase noise performance and faster the lock time, but the PLL consumes more current if both reference frequency counters are in operation.
In general, the 12-bit reference frequency counter plus the $\div 4$
and $\div 25$ module can offer all the reference frequencies for global CT-1 transmit and receive channel requirements. Users can select their own reference frequency by introducing the additional 14-bit auxiliary reference frequency counter.
Again, the 14-bit auxiliary reference frequency counter can be shut down by the auxiliary reference enable bit in the reference counter programming word by setting the bit to 0 . At this state, the $\mathrm{f}_{\mathrm{R} 2}$ is automatically connected to point C (the $\div 25$ block output), and fR 1 can be connected to point A or B by setting the $\mathrm{f}_{\mathrm{R}} 1-\mathrm{S} 1$ and $\mathrm{fR}_{\mathrm{R}}-\mathrm{S} 2$ bits in the reference counter program word. The 14-bit auxiliary reference frequency counter data will be in "Don't Care" state.
If the 14-bit auxiliary reference frequency counter is enabled (auxiliary reference enable $=1$ ), then fR 2 is automatically connected to point D (14-bit counter output), and fR1 can be selected to connect to point $\mathrm{A}, \mathrm{B}$, or C , depending on the bit setting of $\mathrm{fR} 1-\mathrm{S} 1$ and $\mathrm{fR} 1-\mathrm{S} 2$. Table 4 and Figure 16 describe the functions of the auxiliary reference enable bit and the $\mathrm{f}_{\mathrm{R}} 1_{-\mathrm{S}} 1$ and $\mathrm{f} \mathrm{R}^{-\mathrm{S}} 2$ bits selection.


NOTE: ENB must be high during the serial transfer.

Figure 16. Reference Frequency Counter/Selection Programming Mode

Table 4. Bit Function and the Reference Frequency Selection Bit Setting of the Reference Frequency Counter Programming Word

| AUX REF Enable | Auxiliary Reference Frequency Counter Mode | Module Select | $\begin{gathered} \hline \mathrm{f}_{\mathrm{R} 1} \\ \mathrm{~S} 1 \end{gathered}$ | $\begin{aligned} & \mathrm{f}_{\mathrm{R} 1} \end{aligned}$ | fR1 Routing |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 14-Bit Auxiliary Reference Frequency Counter Disable | $\mathrm{f}_{\mathrm{R} 2} \rightarrow \mathrm{C}$ | $\begin{aligned} & \hline 0 \\ & 0 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & \hline 0 \\ & 1 \\ & 0 \\ & 1 \end{aligned}$ | $\begin{gathered} \mathrm{N} / \mathrm{A} \\ \mathrm{f}_{\mathrm{R} 1} \rightarrow \mathrm{~A} \\ \mathrm{f}_{\mathrm{R} 1} \rightarrow \mathrm{~B} \\ \mathrm{~N} / \mathrm{A} \end{gathered}$ |
| 1 | 14-Bit Auxiliary Reference Frequency Counter Enable | $\mathrm{f}_{\mathrm{R} 2} \rightarrow \mathrm{D}$ | $\begin{aligned} & \hline 0 \\ & 0 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & \hline 0 \\ & 1 \\ & 0 \\ & 1 \end{aligned}$ | $\begin{aligned} \mathrm{N} / \mathrm{A} \\ \mathrm{f}_{\mathrm{R} 1} \rightarrow \mathrm{~A} \\ \mathrm{f}_{\mathrm{R} 1} \rightarrow \mathrm{~B} \\ \mathrm{f}_{\mathrm{R} 1} \rightarrow \mathrm{C} \end{aligned}$ |

N/A = Not Applicable

## POWER SAVING OPERATION

This PLL has a programmable power-saving scheme. The transmit and receive counters and the reference frequency counter can be powered down individually by setting the TxPD enable, RxPD enable, and Ref PD enable bits of the control register. The functions of the power down control bits are explained in Table 2 and the programming format is in Figure 8.

The output pins TxPS/f $\mathrm{T}_{\mathrm{x}}$ and RxPS/fRx output the status of the internal power saving setting. If the bit TxPD enable is set "high" (transmit counter is set to power-down mode), then the TxPS/fTx pin will also output a "high" state. This TxPS/fTx out-put can control an external power switch to switch off the transmitter, as shown in Figure 17. This scheme can be applied to the RxPS/fRx output to control the receiver power saving operation as required.


Figure 17. TxPS/fTx and RxPS/fRx Outputs to Control Power Switches of the Transmitter and the Receiver

## Tx/Rx CHANNEL COUNTER TEST

In normal applications, the TxPS/f $\mathrm{Tx}_{\mathrm{x}}$ and the RxPS/fRx output pins indicate the power saving mode status. However, the user can examine the Tx and Rx channel counter outputs by setting the Test bit in the control register to 1 . The final value
of the transmit-channel counter and the receive-channel counter multiplex out to TxPS/fTx and RxPS/fRx respectively. The user can verify the divided-down output waveform associated with the RF input level in the PLL circuitry implementation (Figure 18).


Figure 18. RF Buffer Sensitivity

Table 5. France CT-1 Base Set Frequency

| Channel Number | Tx Channel Frequency (MHz) | Tx Counter Value (Ref. Freq. = 6.25 kHz ) | $f_{i n}-R$ Input <br> Frequency (MHz) <br> [1st IF = $\mathbf{1 0 . 7} \mathbf{~ M H z ] ~}$ | Rx Counter Value (Ref. Freq. = 6.25 kHz ) |
| :---: | :---: | :---: | :---: | :---: |
| 1 | 26.4875 | 4238 | 30.7875 | 4926 |
| 2 | 26.4750 | 4236 | 30.7750 | 4924 |
| 3 | 26.4625 | 4234 | 30.7625 | 4922 |
| 4 | 26.4500 | 4232 | 30.7500 | 4920 |
| 5 | 26.4375 | 4230 | 30.7375 | 4918 |
| 6 | 26.4250 | 4228 | 30.7250 | 4916 |
| 7 | 26.4125 | 4226 | 30.7125 | 4914 |
| 8 | 26.4000 | 4224 | 30.7000 | 4912 |
| 9 | 26.3875 | 4222 | 30.6875 | 4910 |
| 10 | 26.3750 | 4220 | 30.6750 | 4908 |
| 11 | 26.3625 | 4218 | 30.6625 | 4906 |
| 12 | 26.3500 | 4216 | 30.6500 | 4904 |
| 13 | 26.3375 | 4214 | 30.6375 | 4902 |
| 14 | 26.3250 | 4212 | 30.6250 | 4900 |
| 15 | 26.3125 | 4210 | 30.6125 | 4898 |

Table 6. France CT-1 Handset Frequency

| Channel <br> Number | Tx Channel <br> Frequency <br> (MHz) | Tx Counter Value <br> (Ref. Freq. $=$ <br> $\mathbf{6 . 2 5} \mathbf{~ k H z )}$ | $\mathbf{f}_{\mathbf{i n} \text {-R Input }}^{\text {Frequency (MHz) }}$ <br> [1st IF =10.7 MHz] | Rx Counter Value <br> (Ref. Freq. $=$ <br> $\mathbf{6 . 2 5 ~ k H z ) ~}$ |
| :---: | :---: | :---: | :---: | :---: |
| 1 | 41.4875 | 6638 | 37.1875 | 5950 |
| 2 | 41.4750 | 6636 | 37.1750 | 5948 |
| 3 | 41.4625 | 6634 | 37.1625 | 5946 |
| 4 | 41.4500 | 6632 | 37.1500 | 5944 |
| 5 | 41.4375 | 6630 | 37.1375 | 5942 |
| 6 | 41.4250 | 6628 | 37.1250 | 5940 |
| 7 | 41.4125 | 6626 | 37.1125 | 5938 |
| 8 | 41.4000 | 6624 | 37.1000 | 5936 |
| 9 | 41.3875 | 6622 | 37.0875 | 5934 |
| 10 | 41.3750 | 6620 | 37.0750 | 5932 |
| 11 | 41.3625 | 6618 | 37.0625 | 5930 |
| 12 | 41.3500 | 6616 | 37.0500 | 5928 |
| 13 | 41.3375 | 6614 | 37.0375 | 5926 |
| 14 | 41.3250 | 6612 | 37.0250 | 5924 |
| 15 | 41.3125 | 6610 | 37.0125 | 5922 |

Table 7. Spain CT-1 Base Set Frequency

| Channel <br> Number | Tx Channel <br> Frequency <br> (MHz) | Tx Counter Value <br> (Ref. Freq. = <br> 5.00 kHz) | fin-R Input $^{\text {Frequency (MHz) }}$ <br> [1st IF = 10.695 MHz] | Rx Counter Value <br> (Ref. Freq. $=$ <br> 5.00 kHz) |
| :---: | :---: | :---: | :---: | :---: |
| 1 | 31.0250 | 6205 | 29.2300 | 5846 |
| 2 | 31.0500 | 6210 | 29.2550 | 5851 |
| 3 | 31.0750 | 6215 | 29.2800 | 5856 |
| 4 | 31.1000 | 6220 | 29.3050 | 5861 |
| 5 | 31.1250 | 6225 | 29.3300 | 5866 |
| 6 | 31.1500 | 6230 | 29.3550 | 5871 |
| 7 | 31.1750 | 6235 | 29.3800 | 5876 |
| 8 | 31.2000 | 6240 | 29.4050 | 5881 |
| 9 | 31.2500 | 6250 | 29.4550 | 5891 |
| 10 | 31.2750 | 6255 | 29.4800 | 5896 |
| 11 | 31.3000 | 6260 | 29.5050 | 5901 |
| 12 | 31.3250 | 6265 | 29.5300 | 5906 |

Table 8. Spain CT-1 Handset Frequency

| Channel <br> Number | Tx Channel <br> Frequency <br> (MHz) | Tx Counter Value <br> (Ref. Freq. <br> 5.00 kHz) | fin-R Input $^{\text {Frequency (MHz) }}$ <br> [1st IF = 10.7 MHz] | Rx Counter Value <br> (Ref. Freq. <br> $\mathbf{5 . 0 0} \mathbf{~ k H z})$ |
| :---: | :---: | :---: | :---: | :---: |
| 1 | 39.9250 | 7985 | 20.3300 | 4066 |
| 2 | 39.9500 | 7990 | 20.3550 | 4071 |
| 3 | 39.9750 | 7995 | 20.3800 | 4076 |
| 4 | 40.0000 | 8000 | 20.4050 | 4081 |
| 5 | 40.0250 | 8005 | 20.4300 | 4086 |
| 6 | 40.0500 | 8010 | 20.4550 | 4091 |
| 7 | 40.0750 | 8015 | 20.4800 | 4096 |
| 8 | 40.1000 | 8020 | 20.5050 | 4101 |
| 9 | 40.1500 | 8030 | 20.5550 | 4111 |
| 10 | 40.1750 | 8035 | 20.5800 | 4116 |
| 11 | 40.2000 | 8040 | 20.6050 | 4121 |
| 12 | 40.2250 | 8045 | 20.6300 | 4126 |

Table 9. New Zealand CT-1 Base Set Frequency

| Channel Number | Tx Channel Frequency (MHz) | Tx Counter Value | $f_{i n}-R \operatorname{Input}$ <br> Frequency (MHz) <br> [1st IF = 10.7 MHz] | Rx Counter Value (Ref. Freq. = 6.25 kHz ) |
| :---: | :---: | :---: | :---: | :---: |
| 1 | 1.7820 | 1782 | 29.7625 | 4762 |
| 2 | 1.7620 | 1762 | 29.7500 | 4760 |
| 3 | 1.7420 | 1742 \} $\begin{aligned} & \text { Ref Freq } \\ & 1.0 \mathrm{kHz}\end{aligned}$ | 29.7375 | 4758 |
| 4 | 1.7220 | 1722 | 29.7250 | 4756 |
| 5 | 1.7020 | 1702 ) | 29.7125 | 4754 |
| 6 | 34.3500 | 5496 | 29.7000 | 4752 |
| 7 | 34.3625 | 5498 | 29.6875 | 4750 |
| 8 | 34.3750 | $5500\} \begin{aligned} & \text { Ref Freq } \\ & =6.25 \mathrm{kHz} . \end{aligned}$ | 29.6750 | 4748 |
| 9 | 34.3875 | 5502 | 29.6625 | 4746 |
| 10 | 34.4000 | 5504 ) | 29.6500 | 4744 |

Table 10. New Zealand CT-1 Handset Frequency

| Channel Number | Tx Channel Frequency (MHz) | Tx Counter Value (Ref. Freq. = 6.25 kHz ) | $\mathrm{f}_{\mathrm{in}}-\mathrm{R}$ Input <br> Frequency (MHz) | Rx Counter Value |
| :---: | :---: | :---: | :---: | :---: |
| 1 | 40.4625 | 6474 | 2.2370 ) | 2237 |
| 2 | 40.4500 | 6472 | 2.2170 | 2217 |
| 3 | 40.4375 | 6470 | 2.1970 Ref Freq | 2197 Ref Freq |
| 4 | 40.4250 | 6468 | 2.1770 | 2177 |
| 5 | 40.4125 | 6466 | 2.1570 ) | 2157 J |
| 6 | 40.4000 | 6464 | $23.6500)$ | 3784 |
| 7 | 40.3875 | 6462 | 23.6625 | 3786 |
| 8 | 40.3750 | 6460 | 23.6750 〕 Ref Freq | 3788 < Ref Freq |
| 9 | 40.3625 | 6458 | 23.6875 | 3790 |
| 10 | 40.3500 | 6456 | 23.7000 | 3792 ) |

Table 11. Australia CT-1 Base Set Frequency

| Channel <br> Number | Tx Channel <br> Frequency <br> (MHz) | Tx Counter Value <br> (Ref. Freq. <br> 5.00 kHz) | fin-R Input <br> Frequency (MHz) <br> [1st IF = 10.695 MHz] | Rx Counter Value <br> (Ref. Freq. $=$ <br> 5.00 kHz) |
| :---: | :---: | :---: | :---: | :---: |
| 1 | 30.0750 | 6015 | 29.0800 | 5816 |
| 2 | 30.1250 | 6025 | 29.1300 | 5826 |
| 3 | 30.1750 | 6035 | 29.1800 | 5836 |
| 4 | 30.2250 | 6045 | 29.2300 | 5846 |
| 5 | 30.2750 | 6055 | 29.2800 | 5856 |
| 6 | 30.1000 | 6020 | 29.1050 | 5821 |
| 7 | 30.1500 | 6030 | 29.1550 | 5831 |
| 8 | 30.2000 | 6040 | 29.2050 | 5841 |
| 9 | 30.2500 | 6050 | 29.2550 | 5851 |
| 10 | 30.3000 | 6060 | 29.3050 | 5861 |

Table 12. Australia CT-1 Handset Frequency

| Channel Number | Tx Channel Frequency (MHz) | Tx Counter Value (Ref. Freq. $=$ 5.00 kHz ) | $f_{i n}-R$ Input <br> Frequency (MHz) [1st IF = $\mathbf{1 0 . 7} \mathbf{~ M H z ] ~}$ | Rx Counter Value (Ref. Freq. $=$ 5.00 kHz ) |
| :---: | :---: | :---: | :---: | :---: |
| 1 | 39.7750 | 7955 | 19.3800 | 3876 |
| 2 | 39.8250 | 7965 | 19.4300 | 3886 |
| 3 | 39.8750 | 7975 | 19.4800 | 3896 |
| 4 | 39.9250 | 7985 | 19.5300 | 3906 |
| 5 | 39.9750 | 7995 | 19.5800 | 3916 |
| 6 | 39.8000 | 7960 | 19.4050 | 3881 |
| 7 | 39.8500 | 7970 | 19.4550 | 3891 |
| 8 | 39.9000 | 7980 | 19.5050 | 3901 |
| 9 | 39.9500 | 7990 | 19.5550 | 3911 |
| 10 | 40.0000 | 8000 | 19.6050 | 3921 |

Table 13. U.K. CT-1 Base Set Frequency

| Channel <br> Number | Tx Channel <br> Frequency <br> (MHz) | Tx Counter Value <br> (Ref. Freq. <br> 1.00 $\mathbf{k H z}$ ) | fin-R Input $^{\text {Frequency (MHz) }}$ <br> [1st IF = 10.7 MHz] | Rx Counter Value <br> (Ref. Freq. <br> $\mathbf{6 . 2 5 ~ k H z ) ~}$ |
| :---: | :---: | :---: | :---: | :---: |
| 1 | 1.6420 | 1642 | 36.75625 | 5881 |
| 2 | 1.6620 | 1662 | 36.76875 | 5883 |
| 3 | 1.6820 | 1682 | 36.78125 | 5885 |
| 4 | 1.7020 | 1702 | 36.79375 | 5887 |
| 5 | 1.7220 | 1722 | 36.80625 | 5889 |
| 6 | 1.7420 | 1742 | 36.81875 | 5891 |
| 7 | 1.7620 | 1762 | 36.83125 | 5893 |
| 8 | 1.7820 | 1782 | 36.84375 | 5895 |

Table 14. U.K. CT-1 Handset Frequency

| Channel <br> Number | Tx Channel <br> Frequency <br> (MHz) | Tx Counter Value <br> (Ref. Freq. <br> $\mathbf{6 . 2 5} \mathbf{~ k H z )}$ | $\mathbf{f}_{\text {in-R Input }}$ <br> Frequency (MHz) <br> [1st IF = 455 kHz] | Rx Counter Value <br> (Ref. Freq. $=$ <br> $\mathbf{1 . 0 0} \mathbf{~ k H z ) ~}$ |
| :---: | :---: | :---: | :---: | :---: |
| 1 | 47.45625 | 7593 | 2.097 | 2097 |
| 2 | 47.46875 | 7595 | 2.117 | 2117 |
| 3 | 47.48125 | 7597 | 2.137 | 2137 |
| 4 | 47.49375 | 7599 | 2.157 | 2157 |
| 5 | 47.50625 | 7601 | 2.177 | 2177 |
| 6 | 47.51875 | 7603 | 2.197 | 2197 |
| 7 | 47.53125 | 7605 | 2.217 | 2217 |
| 8 | 47.54375 | 7607 | 2.237 | 2237 |

Table 15. U.S.A. (10 Channels) CT-1 Base Set Frequency

| Channel <br> Number | Tx Channel <br> Frequency <br> (MHz) | Tx Counter Value <br> (Ref. Freq. <br> 5.00 kHz) | $\mathbf{f}_{\text {in-R Input }}$ <br> Frequency (MHz) <br> [1st IF = 10.695 MHz] | Rx Counter Value <br> (Ref. Freq. <br> 5.00 kHz) |
| :---: | :---: | :---: | :---: | :---: |
| 1 | 46.610 | 9322 | 38.975 | 7795 |
| 2 | 46.630 | 9326 | 38.150 | 7830 |
| 3 | 46.670 | 9334 | 38.165 | 7833 |
| 4 | 46.710 | 9342 | 39.075 | 7815 |
| 5 | 46.730 | 9346 | 39.180 | 7836 |
| 6 | 46.770 | 9354 | 39.135 | 7827 |
| 7 | 46.830 | 9366 | 39.195 | 7839 |
| 8 | 46.870 | 9374 | 39.235 | 7847 |
| 9 | 46.930 | 9386 | 39.295 | 7859 |
| 10 | 46.970 | 9394 | 39.275 | 7855 |

Table 16. U.S.A. (10 Channels) CT-1 Handset Frequency

| Channel <br> Number | Tx Channel <br> Frequency <br> (MHz) | Tx Counter Value <br> (Ref. Freq. <br> 5.00 kHz) | fin-R Input $^{\text {Frequency (MHz) }}$ <br> [1st IF = 10.7 MHz] | Rx Counter Value <br> (Ref. Freq. $=$ <br> $\mathbf{5 . 0 0} \mathbf{~ k H z ) ~}$ |
| :---: | :---: | :---: | :---: | :---: |
| 1 | 49.670 | 9934 | 35.915 | 7183 |
| 2 | 49.845 | 9969 | 35.935 | 7187 |
| 3 | 49.860 | 9972 | 35.975 | 7195 |
| 4 | 49.770 | 9954 | 36.015 | 7203 |
| 5 | 49.875 | 9975 | 36.035 | 7207 |
| 6 | 49.830 | 9966 | 36.075 | 7215 |
| 7 | 49.890 | 9978 | 36.135 | 7227 |
| 8 | 49.930 | 9986 | 36.175 | 7235 |
| 9 | 49.990 | 9998 | 36.235 | 7247 |
| 10 | 49.970 | 9994 | 36.275 | 7255 |

Table 17. U.S.A. (25 Channels) CT-1 Base Set Frequency

| Channel Number | Tx Channel Frequency (MHz) | Tx Counter Value (Ref. Freq. = 5.00 kHz ) | $\mathrm{f}_{\text {in }}-\mathrm{R}$ Input Frequency (MHz) [1st IF = $\mathbf{1 0 . 7} \mathbf{~ M H z ]}$ | Rx Counter Value (Ref. Freq. = 5.00 kHz ) |
| :---: | :---: | :---: | :---: | :---: |
| 1 | 43.72 | 8744 | 38.06 | 7612 |
| 2 | 43.74 | 8748 | 38.14 | 7628 |
| 3 | 43.82 | 8764 | 38.16 | 7632 |
| 4 | 43.84 | 8768 | 38.22 | 7644 |
| 5 | 43.92 | 8784 | 38.32 | 7664 |
| 6 | 43.96 | 8788 | 38.38 | 7676 |
| 7 | 44.12 | 8824 | 38.40 | 7680 |
| 8 | 44.16 | 8832 | 38.46 | 7692 |
| 9 | 44.18 | 8836 | 38.50 | 7700 |
| 10 | 44.20 | 8840 | 38.54 | 7708 |
| 11 | 44.32 | 8864 | 38.58 | 7716 |
| 12 | 44.36 | 8872 | 38.66 | 7732 |
| 13 | 44.40 | 8880 | 38.70 | 7740 |
| 14 | 44.46 | 8892 | 38.76 | 7752 |
| 15 | 44.48 | 8896 | 38.80 | 7760 |
| 16 | 46.61 | 9322 | 38.97 | 7794 |
| 17 | 46.63 | 9326 | 39.145 | 7829 |
| 18 | 46.67 | 9334 | 39.16 | 7832 |
| 19 | 46.71 | 9342 | 39.07 | 7814 |
| 20 | 46.73 | 9346 | 39.175 | 7835 |
| 21 | 46.77 | 9354 | 39.13 | 7826 |
| 22 | 46.83 | 9366 | 39.19 | 7838 |
| 23 | 46.87 | 9374 | 39.23 | 7846 |
| 24 | 46.93 | 9386 | 39.29 | 7858 |
| 25 | 46.97 | 9394 | 39.27 | 7854 |

Table 18. U.S.A. (25 Channels) CT-1 Handset Frequency

| Channel Number | Tx Channel Frequency (MHz) | ```Tx Counter Value (Ref. Freq. = 5.00 kHz)``` | $f_{i n}-R \operatorname{Input}$ <br> Frequency (MHz) <br> [1st IF = 10.7 MHz ] | Rx Counter Value (Ref. Freq. = 5.00 kHz ) |
| :---: | :---: | :---: | :---: | :---: |
| 1 | 48.76 | 9752 | 33.02 | 6604 |
| 2 | 48.84 | 9768 | 33.04 | 6608 |
| 3 | 48.86 | 9772 | 33.12 | 6624 |
| 4 | 48.92 | 9748 | 33.14 | 6628 |
| 5 | 49.02 | 9804 | 33.22 | 6644 |
| 6 | 49.08 | 9816 | 33.26 | 6652 |
| 7 | 49.10 | 9820 | 33.42 | 6684 |
| 8 | 49.16 | 9832 | 33.46 | 6692 |
| 9 | 49.20 | 9840 | 33.48 | 6696 |
| 10 | 49.24 | 9848 | 33.50 | 6700 |
| 11 | 49.28 | 9856 | 33.62 | 6724 |
| 12 | 49.36 | 9872 | 33.66 | 6732 |
| 13 | 49.40 | 9880 | 33.70 | 6740 |
| 14 | 49.46 | 9892 | 33.76 | 6752 |
| 15 | 49.50 | 9900 | 33.78 | 6756 |
| 16 | 49.67 | 9934 | 33.91 | 7182 |
| 17 | 49.845 | 9969 | 33.93 | 7186 |
| 18 | 49.86 | 9972 | 33.97 | 7194 |
| 19 | 49.77 | 9954 | 36.01 | 7202 |
| 20 | 49.875 | 9975 | 36.03 | 7206 |
| 21 | 49.83 | 9966 | 36.07 | 7214 |
| 22 | 49.89 | 9978 | 36.13 | 7226 |
| 23 | 49.93 | 9986 | 36.17 | 7234 |
| 24 | 49.99 | 9998 | 36.23 | 7246 |
| 25 | 49.97 | 9994 | 36.27 | 7254 |

Table 19. Korea CT-1 Base Set Frequency

| Channel Number | Tx Channel Frequency (MHz) | Tx Counter Value (Ref. Freq. = 5.00 kHz ) | $f_{i n}-R \operatorname{Input}$ Frequency (MHz) [1st IF = 10.695 MHz ] | Rx Counter Value (Ref. Freq. = 5.00 kHz ) |
| :---: | :---: | :---: | :---: | :---: |
| 1 | 46.610 | 9322 | 38.975 | 7795 |
| 2 | 46.630 | 9326 | 38.150 | 7830 |
| 3 | 46.670 | 9334 | 38.165 | 7833 |
| 4 | 46.710 | 9342 | 39.075 | 7815 |
| 5 | 46.730 | 9346 | 39.180 | 7836 |
| 6 | 46.770 | 9354 | 39.135 | 7827 |
| 7 | 46.830 | 9366 | 39.195 | 7839 |
| 8 | 46.870 | 9374 | 39.235 | 7847 |
| 9 | 46.930 | 9386 | 39.295 | 7859 |
| 10 | 46.970 | 9394 | 39.275 | 7855 |
| 11 | 46.510 | 9302 | 39.000 | 7800 |
| 12 | 46.530 | 9306 | 39.015 | 7803 |
| 13 | 46.550 | 9310 | 39.030 | 7806 |
| 14 | 46.570 | 9314 | 39.045 | 7809 |
| 15 | 46.590 | 9318 | 39.060 | 7812 |

Table 20. Korea CT-1 Handset Frequency

| Channel <br> Number | Tx Channel <br> Frequency <br> $(\mathbf{M H z})$ | Tx Counter Value <br> (Ref. Freq. <br> 5.00 kHz) | $\mathbf{f}_{\text {in-R Input }}$ <br> Frequency (MHz) <br> [1st IF = 10.7 MHz] | Rx Counter Value <br> (Ref. Freq. $=$ <br> $\mathbf{5 . 0 0} \mathbf{~ k H z ) ~}$ |
| :---: | :---: | :---: | :---: | :---: |
| 1 | 49.670 | 9934 | 35.915 | 7183 |
| 2 | 49.845 | 9969 | 35.935 | 7187 |
| 3 | 49.860 | 9972 | 35.975 | 7195 |
| 4 | 49.770 | 9954 | 36.015 | 7203 |
| 5 | 49.875 | 9975 | 36.035 | 7207 |
| 6 | 49.830 | 9966 | 36.075 | 7215 |
| 7 | 49.890 | 9978 | 36.135 | 7227 |
| 8 | 49.930 | 9986 | 36.175 | 7235 |
| 9 | 49.990 | 9998 | 36.235 | 7247 |
| 10 | 49.970 | 9994 | 36.275 | 7255 |
| 11 | 49.695 | 9939 | 35.815 | 7163 |
| 12 | 49.710 | 9942 | 35.835 | 7167 |
| 13 | 49.725 | 9945 | 35.855 | 7171 |
| 14 | 49.740 | 9948 | 35.875 | 7175 |
| 15 | 49.755 | 9951 | 35.895 | 7179 |

Table 21. China CT-1 Base Set Frequency

| Channel <br> Number | Tx Channel <br> Frequency <br> (MHz) | Tx Counter Value <br> (Ref. Freq. <br> 5.00 kHz) | $\mathbf{f}_{\text {in-R Input }}$ <br> Frequency (MHz) <br> [1st IF = 10.7 MHz] | Rx Counter Value <br> (Ref. Freq. $\mathbf{~}$ <br> $\mathbf{5 . 0 0} \mathbf{~ k H z ) ~}$ |
| :---: | :---: | :---: | :---: | :---: |
| 1 | 45.250 | 9050 | 37.550 | 7510 |
| 2 | 45.275 | 9055 | 37.575 | 7515 |
| 3 | 45.300 | 9060 | 37.600 | 7520 |
| 4 | 45.325 | 9065 | 37.625 | 7525 |
| 5 | 45.350 | 9070 | 37.650 | 7530 |
| 6 | 45.375 | 9075 | 37.675 | 7535 |
| 7 | 45.400 | 9080 | 37.700 | 7540 |
| 8 | 45.425 | 9085 | 37.725 | 7545 |
| 9 | 45.450 | 9090 | 37.750 | 7550 |
| 10 | 45.475 | 9095 | 37.775 | 7555 |

Table 22. China CT-1 Handset Frequency

| Channel <br> Number | Tx Channel <br> Frequency <br> (MHz) | Tx Counter Value <br> (Ref. Freq. <br> 5.00 kHz) | fin-R Input $^{\text {Frequency (MHz) }}$ <br> [1st IF = 10.7 MHz] | Rx Counter Value <br> (Ref. Freq. <br> $\mathbf{5 . 0 0} \mathbf{~ k H z ) ~}$ |
| :---: | :---: | :---: | :---: | :---: |
| 1 | 48.250 | 9650 | 34.550 | 6910 |
| 2 | 48.275 | 9655 | 34.575 | 6915 |
| 3 | 48.300 | 9660 | 34.600 | 6920 |
| 4 | 48.325 | 9665 | 34.625 | 6925 |
| 5 | 48.350 | 9670 | 34.650 | 6930 |
| 6 | 48.375 | 9675 | 34.675 | 6935 |
| 7 | 48.400 | 9680 | 34.700 | 6940 |
| 8 | 48.425 | 9685 | 34.725 | 6945 |
| 9 | 48.450 | 9690 | 34.750 | 6950 |
| 10 | 48.475 | 9695 | 34.775 | 6955 |

## OUTLINE DIMENSIONS

P DIP 16 = EP
(ML145162EP)
PLASTIC DIP
CASE 648-08
NOTES:
DIMENSIONING AND TOLERANCING PER ANS Y14.5M, 1982 .
CONTROLLING DIMENSION: INCH
3. DIMENSIONLTO CENTER OF LEADS WHEN
FORMED PARALLEL
4. DIMENSION BDOES NOT INCLUDE MOLD FLASH.
5. ROUNDED CORNERS OPTIONAL.

|  | INCHES |  | MILLIMETERS |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DIM | MIN | MAX | MIN | MAX |  |  |
| A | 0.740 | 0.770 | 18.80 | 19.55 |  |  |
| B | 0.250 | 0.270 | 6.35 | 6.85 |  |  |
| C | 0.145 | 0.175 | 3.69 | 4.44 |  |  |
| D | 0.015 | 0.021 | 0.39 | 0.53 |  |  |
| F | 0.040 | 0.70 | 1.02 | 1.77 |  |  |
| G | 0.100 BSC |  | 2.54 BSC |  |  |  |
| H | 0.050 |  | BSC | 1.27 |  | BSC |
| J | 0.008 | 0.015 | 0.21 | 0.38 |  |  |
| K | 0.110 | 0.130 | 2.80 | 3.30 |  |  |
| L | 0.295 | 0.305 | 7.50 | 7.74 |  |  |
| M | $0^{\circ}$ | $10^{\circ}$ | $00^{\circ}$ | $10^{\circ}$ |  |  |
| S | 0.020 | 0.040 | 0.51 | 1.01 |  |  |



NOTES:

1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
CONTROLLING DIMENSION: MILLIMETER
2. DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION
3. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.
4. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 ( 0.005 ) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.

| DIM | MILLIMETERS |  | INCHES |  |  |  |
| :---: | :---: | ---: | ---: | ---: | :---: | :---: |
|  | MIN | MAX | MIN | MAX |  |  |
| A | 9.80 | 10.00 | 0.386 | 0.393 |  |  |
| B | 3.80 | 4.00 | 0.150 | 0.157 |  |  |
| C | 1.35 | 1.75 | 0.054 | 0.068 |  |  |
| D | 0.35 | 0.49 | 0.014 | 0.019 |  |  |
| F | 0.40 | 1.25 | 0.016 | 0.049 |  |  |
| G | 1.27 |  | BSC | 0.050 |  | BSC |
| J | 0.19 | 0.25 | 0.008 | 0.009 |  |  |
| K | 0.10 | 0.25 | 0.004 | 0.009 |  |  |
| M | $0^{\circ}$ | $7^{\circ}$ | $00^{\circ}$ | $7^{\circ}$ |  |  |
| P | 5.80 | 6.20 | 0.229 | 0.244 |  |  |
| R | 0.25 | 0.50 | 0.010 | 0.019 |  |  |

Lansdale Semiconductor reserves the right to make changes without further notice to any products herein to improve reliability, function or design. Lansdale does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others. "Typical" parameters which may be provided in Lansdale data sheets and/or specifications can vary in different applications, and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by the customer's technical experts. Lansdale Semiconductor is a registered trademark of Lansdale Semiconductor, Inc.

