


ML145146 4–Bit Data Bus Input PLL Frequency Synthesizer

INTERFACES WITH DUAL-MODULUS PRESCALERS

Legacy Device: Motorola MC145146-2

The ML145146 is programmed by a 4-bit input, with strobe and address lines. The device features consist of a reference oscillator, 12-bit programmable reference divider, digital phase detector, 10-bit programmable divide-by-N counter, 7-bit divide-by-A counter, and the necessary latch circuitry for accepting the 4-bit input data.

- Operating Temperature Range: TA 40 to +85°C
- Low Power Consumption Through the Use of CMOS Technology
- 3.0 to 9.0 V Supply Range
- Programmable Reference Divider for Values Between 3 and 4095
- Dual–Modulus 4–Bit Data Bus Programming
- \div N Range = 3 to 1023, \div A Range= 0 to 127
- "Linearized" Digital Phase Detector Enhances Transfer Function Linearity
- Two Error Signal Options: Single–Ended (Three–State) Double–Ended




becomes available, will be identified by a p number prefix change from ML to MLE.

D1 1 1

PIN ASSIGNMENT

20 D D2



MAXIMUM RATINGS* (Voltages Referenced to VSS)

Symbol	Parameter	Value	Unit
VDD	DC Supply Voltage	- 0.5 to + 10	V
Vin, Vout	Input or Output Voltage (DC or Transient)	- 0.5 to V _{DD} + 0.5	V
lin, lout	Input or Output Current (DC or Transient), per Pin	± 10	mA
IDD, ISS	Supply Current, VDD or VSS Pins	± 30	mA
PD	Power Dissipation, per Package†	500	mW
Tstg	Storage Temperature	- 65 to + 150	°C
ΤL	Lead Temperature, 1 mm from Case for 10 Seconds	260	°C

* Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the limits in the Electrical Characteristics tables or Pin Descriptions section.

+Power Dissipation Temperature Derating:

Plastic DIP: -12 mW/°C from 65 to 85°C

SOG Package: -7.0 mW/°C from 65 to 85°C

			VDD	-40°C		25°C		85°C		
Symbol	Parameter	Test Conditions	v	Min	Max	Min	Max	Min	Max	Unit
VDD	Power Supply Voltage Range		-	3.0	9.0	3.0	9.0	3.0	9.0	V
I _{SS}	Dynamic Supply Current	f _{in} = OSC _{in} = 10 MHz, 1 V p-p ac coupled sine wave R = 128, A = 32, N = 128			3.5 10 30	=	3.0 7.5 24		3.0 7.5 24	mA
ISS	Quiescent Supply Current	Vin = VDD or VSS Iout = 0 µA	3.0 5.0 9.0	_	800 1200 1600		800 1200 1600		1600 2400 3200	μA
Vin	Input Voltage — fin, OSCin	Input ac coupled sine wave	-	. 500	-	500	-	500	-	mV p-
VIL	Low–Level Input Voltage — f _{in} , OSC _{in}	$\begin{array}{lll} V_{out} \geq 2.1 \ V & \mbox{Input dc} \\ V_{out} \geq 3.5 \ V & \mbox{coupled} \\ V_{out} \geq 6.3 \ V & \mbox{square wave} \end{array}$	3.0 5.0 9.0	_	0 0 0	_	0 0 0	_	0 0 0	V
VIH	High-Level Input Voltage — f _{In} , OSC _{in}	$\begin{array}{lll} V_{out} \leq 0.9 \ V & \mbox{Input dc} \\ V_{out} \leq 1.5 \ V & \mbox{coupled} \\ V_{out} \leq 2.7 \ V & \mbox{square wave} \end{array}$	3.0 5.0 9.0	3.0 5.0 9.0		3.0 5.0 9.0		3.0 5.0 9.0		v
VIL	Low-Level Input Voltage except f _{in} , OSC _{in}		3.0 5.0 9.0		0.9 1.5 2.7		0.9 1.5 2.7		0.9 1.5 2.7	V
VIH	High-Level Input Voltage except f _{in} , OSC _{in}		3.0 5.0 9.0	2.1 3.5 6.3	_	2.1 3.5 6.3	_	2.1 3.5 6.3	_	V
lin	Input Current (fin, OSCin)	Vin = VDD or VSS	9.0	± 2.0	± 50	± 2.0	± 25	±2.0	± 22	μΑ
ιIL	Input Leakage Current (all inputs except fin, OSCin)	Vin=VSS	9.0	-	-0.3	-	-0.1	-	-1.0	μΑ
ЧН	Input Leakage Current (all inputs except f _{in} , OSC _{in})	V _{in} = V _{DD}	9.0	-	0.3	-	0.1	-	1.0	μΑ
Gin	Input Capacitance		-	-	10	-	10	-	10	pF
VOL	Low-Level Output Voltage- OSC _{out}	I _{out} = 0 μA Vin = V _{DD}	3.0 5.0 9.0		0.9 1.5 2.7		0.9 1.5 2.7	-	0.9 1.5 2.7	v
VOH	High-Level Output Voltage- OSCout	l _{out} ≈0μA Vin≡VSS	3.0 5.0 9.0	2.1 3.5 6.3	_	2.1 3.5 6.3	=	2.1 3.5 6.3	=	v

ELECTRICAL CHARACTERISTICS (Voltages Referenced to VSS)

(continued)

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to these high-impedance circuits. For proper operation, Vin and Vout should be constrained to the range V_{SS} ≤ (V_{in} or V_{out}) ≤ V_{DD}. Unused inputs must always be tied to an

appropriate logic voltage level (e.g., either VSS or VDD), except for inputs with pull-up devices. Unused outputs must be left open.

			VDD	-40	-40°C		°C	85°C			
Symbol	Parameter	Test Conditions	v	Min Max		Min Max		Min Max		Unit	
VOL	OL Low-Level Output Voltage I _{Out} = 0 μA Other Outputs		Other Outputs 5.0	3.0 5.0 9.0		0.05 0.05 0.05	_	0.05 0.05 0.05		0.05 0.05 0.05	v
VOH	High-Level Output Voltage	l _{out} ≈0μA	3.0 5.0 9.0	2.95 4.95 8.95		2.95 4.95 8.95		2.95 4.95 8.95		. v	
IOL	Low-Level Sinking Current Modulus Control (MC)	0 001		1.3 1.9 3.8		1.1 1.7 3.3		0.66 1.08 2.1		mA	
ЮН	High-Level Sourcing Current Vout = 2.7 V Modulus Control (MC) Vout = 4.6 V Vout = 8.5 V		3.0 5.0 9.0	-0.6 -0.9 -1.5	-	-0.5 -0.75 -1.25	_	-0.3 -0.5 -0.8		mA	
IOL	Low-Level Sinking Current - Lock Detect (LD)	urrent V _{OUt} = 0.3 V V _{out} = 0.4 V V _{out} = 0.5 V		0.25 0.64 1.3		0.2 0.51 1.0		0.15 0.36 0.7		mA	
IOH	High-Level Sourcing Current — Lock Detect (LD)	$\begin{array}{l} V_{out} = 2.7 \ V \\ V_{out} = 4.6 \ V \\ V_{out} = 8.5 \ V \end{array}$	3.0 5.0 9.0	-0.25 -0.64 -1.3		-0.2 -0.51 -1.0		-0.15 -0.36 -0.7	_	mA	
IOL	Low-Level Sinking Current — Other Outputs	V _{out} = 0.3 V V _{out} = 0.4 V V _{out} = 0.5 V	3.0 5.0 9.0	0.44 0.64 1.3		0.35 0.51 1.0	-	0.22 0.36 0.7		mA	
ЮН	High–Level Sourcing Current Vout = 2.7 V Other Outputs Vout = 4.6 V Vout = 8.5 V Vout = 8.5 V		3.0 5.0 9.0	-0.44 -0.64 -1.3	Ξ	-0.35 -0.51 -1.0	-	-0.22 -0.36 -0.7		mΑ	
loz	Output Leakage Current PD _{out}	Vout = VDD or VSS Output in Off State	9.0	-	± 0.3		± 0.1		± 1.0	μA	
Cout	Output Capacitance - PDout	PDout - Three-State	-	-	10	-	10	-	10	pF	

ELECTRICAL CHARACTERISTICS (continued)

AC ELECTRICAL CHARACTERISTICS ($C_L = 50 \text{ pF}$, input $t_f = t_f = 10 \text{ ns}$)

Symbol	Parameter	Figure No.	V _{DD} V	Guaranteed Limit 25°C	Guaranteed Limit -40°C to 85°C	Unit
⁽ PLH, ⁽ PHL	Maximum Propagation Delay, f _{in} to MC	1,6	3.0 5.0 9.0	110 60 35	120 70 40	ns
tw	Output Pulse Width, $\phi_R, \phi_V,$ and LD with f_R in Phase with f_V	2,6	3.0 5.0 9.0	25 to 200 20 to 100 10 to 70	25 to 260 20 to 125 10 to 80	ns
ttlh	Maximum Output Transition Time, MC	3, 6	3.0 5.0 9.0	115 60 40	115 75 60	ns
^t THL	Maximum Output Transition Time, MC	3, 6	3.0 5.0 9.0	60 34 30	70 45 38	ns
ttlH, ttHL	Maximum Output Transition Time, LD	3, 6	3.0 5.0 9.0	180 90 70	200 120 90	ns
[†] ТСН+ [†] ТНС	Maximum Output Transition Time, Other Outputs	3, 6	3.0 5.0 9.0	160 80 60	175 100 65	ns
t _{su}	Minimum Set–Up Time, Data to ST	4	3.0 5.0 9.0	10 10 10	_	ns
t _{su}	Minimum Set–Up Time, Address to ST	4	3.0 5.0 9.0	25 20 15		ns

(continued)

AC ELECTRICAL CHARACTERISTICS (continued)

Symbol	Parameter	Figure No.	V _{DD} V	Guaranteed Limit 25°C	Guaranteed Limit -40°C to 85°C	Unit
th	Minimum Hold Time, Address to ST	4	3.0 5.0 9.0	10 10 10		ns
th	Minimum Hold Time, Data to ST	4	3.0 5.0 9.0	25 20 15		ns
tw	Minimum Input Pulse Width, ST	5	3.0 5.0 9.0	40 30 20		ns

SWITCHING WAVEFORMS




Figure 1.

90%

Figure 3.

Figure 5.

10%

50%

THL


VDD

Vss

TLH

ANY OUTPUT

ST









Figure 4.




* Includes all probe and fixture capacitance.

Figure 6. Test Circuit

			VDD	-40	0°C	25	°C	85	°C	
Symbol	Parameter	Test Conditions	v	Min	Max	Min	Max	Min	Max	Unit
fi	Input Frequency (fin, OSCin)	$\begin{array}{l} R \geq 8, A \geq 0, N \geq 8 \\ V_{in} = 500 mV p - p ac coupled \\ sine wave \end{array}$	3.0 5.0 9.0		6.0 15 15		6.0 15 15	_	6.0 15 15	MHz
		$\begin{array}{l} R \geq 8, A \geq 0, N \geq 8 \\ V_{in} = 1.0 V p - p ac coupled \\ sine wave \end{array}$	3.0 5.0 9.0		12 22 25		12 20 22	_	7.0 20 22	MHz
		$ \begin{array}{l} R \geq 8, \ A \geq 0, \ N \geq 8 \\ V_{in} = V_{DD} \ to \ V_{SS} \\ dc \ coupled \ square \ wave \end{array} $	3.0 5.0 9.0		13 25 25	-	12 22 25		8.0 22 25	MHz

FREQUENCY CHARACTERISTICS (Voltages Referenced to VSS, CL = 50 pF, Input tr = tf = 10 ns unless otherwise specified)

NOTE: Usually, the PLL's propagation delay from f_{in} to MC plus the set–up time of the prescaler determines the upper frequency limit of the system. The upper frequency limit is found with the following formula: f = P/(t_p + t_{set}) where f is the upper frequency in Hz, P is the lower of the dual–modulus prescaler ratios, t_p is the f_{in} to MC propagation delay in seconds, and t_{set} is the prescaler set–up time in seconds. For example, with a 5 V supply, the f_{in} to MC delay is 70 ns. If the MC12028A prescaler is used, the set–up time is 16 ns. Thus, if the 64/65 ratio is utilized, the upper frequency limit is f = P/(t_p + t_{set}) = 64/(70 + 16) = 744 MHz.



V_H = High voltage level.

VL = Low voltage level.

* At this point, when both f_R and f_V are in phase, the output is forced to near mid supply.

NOTE: The PD_{out} generates error pulses during out–of–lock conditions. When locked in phase and frequency, the output is high impedance and the voltage at that pin is determined by the low–pass filter capacitor.

Figure 7. Phase/Frequency Detectors and Lock Detector Output Waveforms

PIN DESCRIPTIONS

INPUT PINS

D0 - D3 Data Inputs (Pins 2, 1, 20, 19)

Information at these inputs is transferred to the internal latches when the ST input is in the high state. D3 (Pin 19) is the most significant bit.

fin

Frequency Input (Pin 3)

Input to \div N portion of synthesizer f_{in} is typically derived from loop VCO and is AC coupled into Pin 3. For larger amplitude signals (standard CMOS – logic levels) DC coupling may be used.

OSC_{in}/OSC_{out} Reference Oscillator Input/Output (Pins 7 and 8)

These pins form an on-chip reference oscillator when connected to terminals of an external parallel resonant crystal. Frequency setting capacitors of appropriate value must be connected from OSC_{in} to ground and OSC_{out} to ground. OSC_{in} may also serve as input for an externally–generated reference signal. This signal is typically AC coupled to OSC_{in} , but for larger amplitude signals (standard CMOS–logic levels) DC coupling may also be used. In the external reference mode, no connection is required to OSC_{out} .

A0 - A2

Address Inputs (Pins 9, 10, 11)

A0, A1 and A2 are used to define which latch receives the information on the data input lines. The addresses refer to the following latches.

A2	A1	A0	Selected	Function	D0	D1	D2	D3
/12-	~	710			20			
0	0	0	Latch 0	÷ A Bits	0	1	2	3
0	0	1	Latch 1	÷ A Bits	4	5	6	_
0	1	0	Latch 2	÷ N Bits	0	1	2	3
0	1	1	Latch 3	÷ N Bits	4	5	5	7
1	0	0	Latch 4	÷ N Bits	8	9	—	—
1	0	1	Latch 5	Reference Bits	0	1	2	3
1	1	0	Latch 6	Reference Bits	4	5	6	7
1	1	1	Latch 7	Reference Bits	8	9	10	11

ST

Strobe Transfer (Pin 12)

The rising edge of strobe transfers data into the addressed latch. The falling edge of strobe latches data into the latch. This pin should normally be held low to avoid loading latches with invalid data.

OUTPUT PINS

PDout

Single-ended Phase Detector Output (Pin 5)

Three-state output of phase detector for use as loop error signal.

Frequency fV > fR or fV Leading: Negative Pulses Frequency fV < fR or fV Lagging: Negative Pulses

Frequency $f_V=f_R$ and Phase Coincidence: High–Impedance State

LD

Lock Detector (Pin 13)

High level when loop is locked (fR, fV of same phase and frequency). Pulses low when loop is out of lock.

MC

Modulus Control (Pin 14)

Signal generated by the on-chip control logic circuitry for controlling an external dual-modulus prescaler. The modulus control level is low at beginning of a count cycle and remains low until the +A counter has counted down from its programmed value. At this time, modulus control goes high and remains high until the ÷N counter has counted the rest of the way down from its programmed value (N – A additional counter since both +N and +A are counting down during the first portion of the cycle). Modulus control is then set back low, the counters preset to their respective programmed values, and the above sequence repeated. This provides for a total programmable divide value $(N_T) = N \cdot P \div A$ where P and P ÷ 1 represent the dual-modulus prescaler divide values respectively for high and low modulus control levels. N the number programmed into the ÷N counter and A the number programmed into the ÷A counter.

fy

÷N Counter Output (Pin 15)

This pin is the output of the \div N counter that is internally connected to the phase detector input. With this output available, the \div N counter can be used independently.

φ**v**, φ**R**

Phase Detector Outpiuts (Pins 16 adn 17)

These phase detector outputs can be combined externally for a loop error signal. A single–ended output is also available for this purpose (see PD_{out}).

If frequency f_V is greater than f_R or if the phase of f_V is leading, then error information is provided by ϕ_V pulsing low ϕ_R remains essentially high.

If the frequency f_V is less than f_R or if the phase of f_V is lagging, then error information is provided by ϕ_R pulsing low ϕ_V remains essentially high.

If the frequency of $f_V = f_R$ and both are in phase, then both ϕ_V and ϕ_R remain high except for a small minimum time period when both pulse low in phase.

fR

÷R Counter Output (Pin 18)

This is the output of the \div R counter that is internally connected to the phase detector input. With this output available, the \div R counter can be used independently.

POWER SUPPLY PINS

VSS

Ground (Pin 4)

Circuit Ground


VDD

Positive Power Supply (Pin 6)

The positive supply voltage may range from 3.0 to 9.0 V with respect to VSS.

DESIGN CONSIDERATIONS

PHASE-LOCKED LOOP --- LOW-PASS FILTER DESIGN



NOTE: Sometimes R1 is split into two series resistors, each R1 + 2. A capacitor CC is then placed from the midpoint to ground to further filter ϕ_V and ϕ_P . The value of C_C should be such that the corner frequency of this network does not significantly affect ω_n .

DEFINITIONS:

N = Total Division Ratio in feedback loop

 K_{Φ} (Phase Detector Gain) = $V_{DD}/4\pi$ for PD_{out}

K_φ (Phase Detector Gain) = V_{DD}/2π for φy and φ_R

2πΔfvco KVCO (VCO Gain) =

ΔVvco

for a typical design w_{fi} (Natural Frequency) = $\frac{2\pi fr}{10}$ (at phase detector input) Damping Factor: $\zeta = 1$

RECOMMENDED READING:

Gardner, Floyd M., Phaselock Techniques (second edition). New York, Wiley-Interscience, 1979.

Manassewitsch, Vadim, Frequency Synthesizers: Theory and Design (second edition). New York, Wiley-Interscience, 1980.

Blanchard, Alain, Phase-Locked Loops: Application to Coherent Receiver Design. New York, Wiley-Interscience, 1976.

Egan, William F., Frequency Synthesis by Phase Lock. New York, Wiley-Interscience, 1981.

Rohde, Ulrich L., Digital PLL Frequency Synthesizers Theory and Design. Englewood Cliffs, NJ, Prentice-Hall, 1983.

Berlin, Howard M., Design of Phase-Locked Loop Circuits, with Experiments. Indianapolis, Howard W. Sams and Co., 1978.

Kinley, Harold, The PLL Synthesizer Cookbook. Blue Ridge Summit, PA, Tab Books, 1980.

AN535, Phase-Locked Loop Design Fundamentals, Motorola Semiconductor Products, Inc., 1970.

AR254, Phase-Locked Loop Design Articles, Motorola Semiconductor Products, Inc., Reprinted with permission from Electronic Design, 1987.

DESIGN CONSIDERATIONS

CRYSTAL OSCILLATOR CONSIDERATIONS

The following options may be considered to provide a reference frequency to Motorola's CMOS frequency synthesizers. The most desirable is discussed first.

Use of a Hybrid Crystal Oscillator

Commercially available temperature–compensated crystal oscillators (TCXOs) or crystal–controlled data clock oscillators provide very stable reference frequencies. An oscillator capable of sinking and sourcing 50 []A at CMOS logic levels may be direct or DC coupled to OSC_{in}. In general, the highest frequency capability is obtained utilizing a direct coupled square wave having a rail–to–rail (VDD to VSS) voltage swing. If the oscillator does not have CMOS logic levels on the outputs, capacitive or AC coupling of OSC_{in} may be used. OSC_{out}, an unbuffered output, should be left floating.

For additional information about TCXOs and data clock oscillators, please consult the latest version of the *eem Electronic Engineers Master Catalog*, the *Gold Book*, or similar publications.

Design an Off-Chip Reference

The user may design and off-chip crystal oscillator using ICs specifically developed for crystal oscillator applications, such as the ML12061 MECL device. The reference signal from the MECL device is AC coupled to OSC_{in}. For large amplitude signals (standard CMOS logic levels), DC coupling is used. OSC_{out}, an unbuffered output, should be left floating. In general, the highest frequency capability is obtained with a direct-coupled square wave having rail-to-rail voltage swing.

Use of the On-Chip Oscillator Circuitry

The on-chip amplifier (a digital inverter) along with an appropriate crystal may be used to provide a reference source frequency. A fundamental mode crystal, parallel resonant at the desired operating frequency, should be connected as shown in Figure 8.

For $V_{DD} = 5.0$ V, the crystal should be specified for a loading capacitance. CL, which does not exceed 32 pF for frequencies to approximately 8.0 MHz, 20 pF for frequencies in the area of 8.0 to 15 MHz, and 10 pF for higher frequencies. These are guidelines that provide a reasonable compromise between IC capacitance, drive capability, swamping variations stray in IC input/output capacitance, and realistic CL values. The shunt load capacitance, CL, presented across the crystal can be estimated to be:

$$C_{L} = \frac{C_{in}C_{out}}{C_{in} + C_{out}} + C_{a} + C_{o} + \frac{C1 \cdot C2}{C1 + C2}$$

where


 $C_{in} = 5.0 \text{pF} \text{ (See Figure 9)} \\ C_{out} = 6.0 \text{pF} \text{ (See Figure 9)} \\ C_a = 1.0 \text{pF} \text{ (See Figure 9)} \\ C_O = \text{the crystal's holder capacitance (See Figure 10)} \\ C1 \text{ and } C2 = \text{external capacitors (See Figure 8)} \end{cases}$

The oscillator can be "trimmed" on–frequency by making a portion or all of C1 variable. The crystal and associated components must be located as close as possible to the OSC_{in} and OSC_{out} pins to minimize distortion, stray capacitance, stray inductance, and startup stabilization time. In some cases, stray capacitance should be added to the value for C_{in} and C_{out} .

Power is dissipated in the effective series resistance of the crystal, R_e . In Figure 10 The drive level specified by the crystal manufacturer is the maximum stress that a crystal can withstand without damaging or excessive shift in frequency. R1 in Figure 8 limits the drive level. The use of R1 may not be necessary in some cases (i.e. R1 = 0 ohms).


To verify that the maximum DC supply voltage does not overdrive the crystal, monitor the output frequency as a function of voltage at OSC_{out}. (care should be taken to minimize loading.) the frequency should increase very slightly as the dc supply voltage is increased. An overdriven crystal will decrease in frequency or become unstable with an increase in supply voltage. The operating supply voltage must be reduced or R1 must be increased in value if the overdrive condition exists. The user should note that the oscillator start–up time is proportional to the value of R1.

Through the process of supplying crystals for use with CMOS inverters, many crystal manufacturers have developed expertise in CMOS oscillator design with crystals. Discussions with such manufacturers can prove very helpful. See Table 1.




* May be deleted in certain cases. See text.

Figure 8. Pierce Crystal Oscillator Circuit







NOTE: Values are supplied by crystal manufacturer (parallel resonant crystal).

Figure 10. Equivalent Crystal Networks

Table	1. Partial	List of	Crystal	Manufacturers	

Name	Address	Phone
Crystek Crystal	2351 Crystal Dr., Ft. Myers, FL 33907	(817) 921–3013 (813) 936–2109 (714) 639–7810

NOTE: Lansdale cannot recommend one supplier over another and in no way suggests that this is a complete listing of crystal manufacturers.

RECOMMENDED READING

Technical Note TN-24 Statek Corp.

Technical Note TN-7 Statek Corp.

E. Hafner, "The Piezoelectric Crystal Unit – Definitions and Method of Measurement", *Proc. iEEE*, Vol 57, No 2 Feb, 1969 D. Kemper, L. Rosine, "Quartz Crystals for Frequency

Control", Electro-Tecchnology, June 1969

P.J. Ottowitz, "AGuide to Crystal Selection", *Electronic* Design, May 1966

DUAL-MODULUS PRESCALING

The technique of dual-modulus prescaling is well established as a method of acheiving high performance frequency synthesizer operation at high frequencies. Basically, the approach allows relatively low-frequency programmable counters to be used as high-frequency programmable counters with speed capability of several hundred MHz. This is possible without the sacrifice in system resolution and performance that results if a fixed (single-modulus) divider is used for the prescaler.

In dual-modulus prescaling, the lower speed counters must be uniquely configured. Special control logic is necessary to select the divide value P or $P \div 1$ in the prescaler for the required amount of time (see modullus control definition). Lansdale's dual-modulus frequency synthesizers contain this feature and can be used with a variety of dual-modulus prescalers to allow speed, complexity and cost to be tailored to the system requirements. Prescalers having $P, P \div 1$ divide values in the range of $\div 3/\div 4$ to $\div 128/\div 129$ can be controlled by most Lansdale frequency synthesizers.

Several dual-modulus prescaler approaches suitable for use with the ML145146 are:

ML12009	÷5/÷6	440 MHz
ML12011	÷8/÷9	500 MHz
ML12013	÷10/÷11	500 MHz
ML12015	÷32/÷33	225 MHz
ML12016	÷40/÷41	225 MHz
ML12017	÷64/÷65	225 MHz
ML12018	÷128/÷129	520 MHz
ML12032	÷64/65 or ÷128/129	1.1 GHz

DESIGN GUIDELINES

The system total divide value. Ntotal (NT) will be dictated by the application. i.e.,

 $N_T = \frac{\text{frequency into the prescaler}}{\text{frequency into the phase detector}} = N \bullet P + A$

N is the number programmed into the \div N counter, A is the number programmed into the \div A counter, P and P \div 1 are the two selectable divide ratios available in the dual-modulus prescalers. To have a range of NT values in sequence, the +A counter is programmed from zero through $P \div 1$ for a particular value N in the ÷N counter. N is then incremented to the N \div 1, and the \div A is sequenced from 0 through P \div 1 again.

There are minimum and maximum values that can be achieved for N_T. These values are a function of P and the size of the \div N and \div A counters. The constraint N \ge A always applies. If $A_{max} = P - 1$, then $N_{min} \ge P - 1$. Then NTmin = (P - 1) P + A or (P - 1)P since A is free to assume the value of 0. $N_{Tmax} \div N_{max} \bullet P + A_{max}$

To maximize system frequency capability, the dual-modulus prescaler output must go from low to high after each group of P or P - 1 input cycles. The prescaler should divide by P when its modulus control line is high and by P - 1 when the modulus control is low.

For the maximum frequency into the prescaler (fvcomax), the value used for P must be large enough such that:

- 1. f_{VCO} max divided by P may not exceed the frequency capability of f_{in} (input to the $\div N$ and $\div A$ counters).
- 2. The period of f_{VCO} divided by P must be greater than the sum of the times:
 - a. Propagation delay through the dual modulus prescaler.
 - b. Prescaler setup or release time relative to its modulus control signal.
 - c. Propagation time from fin to the modulus control output for the frequency synthesizer device.

A sometimes useful simplification in the programming code can be achieved by choosing the values for P of 8, 16, 32, or 64. For these cases, the desired value of NT results when NT in binary is used as the program code to the ÷N and ÷A counters treated in the following manner:


- 1. Assume the \div A counter contains "a" bits where $2^{a} \ge P$.
- 2. Always program all higher order \div A counter bits above "a" to 0
- 3. Assume the \div N counter and the \div A counter (with all the higher order bits above "a" ignored) combined into a single binary counter of n + a bits in length (n =number of divider stages in the +N counter). The MSB of this "hypothetical" counter is to correspond to the MSB of \div N and the LSB is to correspond to the LSB of ÷A. The system divide value, N_T, now results when the value of NT in binary is used to program the "new" n + a bit counter.

By using the two devices, several dual-modulus values are achievable (shown in Figure 11).

APPLICATION

The features of the ML145146 permit bus operation with a dedicated wire needed only for the strobe input. In a micro-processor–controlled system this strobe input is accessed when the phase lock loop is addressed. The remaining data and address inputs will directly interface to the microprocessor's data and address buses.

The device architecture allows the user to establish any integer reference divide value between 3 and 4095. The wide selection of \div R values permits a high degree of flexibility in choosing the reference oscillator frequency. As a result the reference oscillator can frequently be chosen to serve multiple system functions such as a second local oscillator in a receiver design or a microprocessor system clock. Typical applications that take advantage of these ML145146 features including the dual modulus capability are shown in Figures 12, 13 and 14.



0R

÷80/÷81


MC10154

NOTE: ML12009, ML12011 and ML12013 are pin equivalent. ML12015, ML12016 and ML12017 are pin equivalent.

OR

÷128/÷129






For AM: Channel spacing = $f_R = 25$ kHz, R = 160. For AM: Channel spacing = $f_R = 1$ kHz, R = 4000.

Various channel spacings and reference oscillator frequencies can be chosen since any R value from 3 to 4095 can be established.

Data and address lines are inactive and high impedance when pin 12 is low. Their interface with the controller may therefore be shared with other system functions if desired.

Figure 12. FM/AM Broadcast Radio Synthesizer





1. Reciever I.F = 10.7 MHz, low side injection.

2. Duplex operation with 5 MHz receive/transmit separation.

3. f_R = 25 kHz, + R chosen to correspond with desired reference oscillator frequency.

4. N_{total} = 17,733 to 17,758 = N • P + A; N = 227, A = 5 to 30 for P = 64.





NOTES:

1. Receiver 1st I.F. = 45 MHz, low side injection; Receiver 2nd I.F. = 11.7 MHz, low side injection.


2. Duplex operation with 45 MHz receive/transmit separation.

3. f_R = 7.5 kHz, + R = 1480.

4. N_{total} = N • 32 + A = 27,501 to 28,166: N = 859 to 880; A = 0 to 31.

5. Only one implementation is shown. Various other configurations and dual-modulus prescaling values to ÷128/÷129 are possible.

Figure 14. 666 Channel, Computer Controlled, Mobile Radio Telephone Synthesizer for 800 MHz Cellular Radio Systems



Lansdale Semiconductor reserves the right to make changes without further notice to any products herein to improve reliability, function or design. Lansdale does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others. "Typical" parameters which may be provided in Lansdale data sheets and/or specifications can vary in different applications, and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by the customer's technical experts. Lansdale Semiconductor is a registered trademark of Lansdale Semiconductor, Inc.