## LOW POWER INTEGRATED RECEIVER FOR ISM BAND APPLICATIONS <br> SEMICONDUCTOR TECHNICAL DATA

## Legacy Device: Motorola MC13145

The ML13145 is a dual conversion integrated RF receiver intended for ISM band applications. It features a Low Noise Amplifier (LNA), two $50 \Omega$ linear Mixers with linearity control, Voltage Controlled Oscillator (VCO), second LO amplifier, divide by 64/65 dual modulus Prescalar, split IF Amplifier and Limiter, RSSI output, Coilless FM/FSK Demodulator and power down control. Together with the transmit chip (ML13146) and the baseband chip (MC33410 or MC33411A/B), a complete 900 MHz cordless phone system can be implemented. This device may be used in applications up to 1.8 GHz , and operating temperature $\mathrm{T}_{\mathrm{A}}=-20^{\circ}$ to $+70^{\circ} \mathrm{C}$.

- Low ( $<1.8 \mathrm{~dB} @ 900 \mathrm{MHz}$ ) Noise Figure LNA with 14 dB Gain
- Externally Programmable Mixer linearity: IIP3 $=10$ (nom.) to 17 dBm (Mixer1); IIP3 = 10 (nom.) to 17 dBm (Mixer2)
- $50 \Omega$ Mixer Input Impedance and Open Collector Output (Mixer 1 and Mixer 2); $50 \Omega$ Second LO (LO2) Input Impedance
- Low Power 64/65 Dual Modulus Prescalar (ML12054A type)
- Split IF for Improved Filtering and Extended RSSI Range


Note: Lansdale lead free ( $\mathbf{P b}$ ) product, as it becomes available, will be identified by a part number prefix change from ML to MLE

- Internal $330 \Omega$ Terminations for 10.7 MHz Filters
- Linear Coilless FM/FSK Demodulator with Externally Programmable Bandwidth, Center Frequency and Audio level
$\cdot 2.7$ to 6.5 V Operation, Low Current Drain ( $<27 \mathrm{~mA}$, Typ @ 3.6 V) with Power Down Mode ( $<10 \mu \mathrm{~A}$, Typ)
-2.4 GHz RF, 1.0 GHz IF1 and 50 MHz IF2 Bandwidth



## MAXIMUM RATINGS

| Rating | Symbol | Value | Unit |
| :--- | :---: | :---: | :---: |
| Power Supply Voltage | $\mathrm{V}_{\mathrm{CC}}(\max )$ | 7.0 | Vdc |
| Junction Temperature | $\mathrm{T}_{\mathrm{J}}(\max )$ | 150 | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $\mathrm{T}_{\text {stg }}$ | -65 to 150 | ${ }^{\circ} \mathrm{C}$ |
| Maximum Input Signal | $\mathrm{P}_{\text {in }}$ | 5.0 | dBm |

NOTES: 1. Meets Human Body Model $(\mathrm{HBM}) \leq 250 \mathrm{~V}$ and Machine Model $(\mathrm{MM}) \leq 25 \mathrm{~V}$.

## RECOMMENDED OPERATING CONDITIONS

| Rating | Symbol | Min | Typ | Max | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Power Supply Voltage $\left(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\right)$ | $\mathrm{V}_{\mathrm{CC}}$ | 2.7 | - | 6.5 | Vdc |
|  | $\mathrm{V}_{\mathrm{EE}}$ | 0 | 0 | 0 |  |
| Input Frequency (LNA In, Mxr 1 In$)$ | $\mathrm{f}_{\mathrm{in}}$ | 100 | - | 1800 | MHz |
| Ambient Temperature Range | $\mathrm{T}_{\mathrm{A}}$ | -20 | - | 70 | ${ }^{\circ} \mathrm{C}$ |
| Input Signal Level (with minor performance degradation) | $\mathrm{P}_{\text {in }}$ | - | -10 | - | dBm |

RECEIVER DC ELECTRICAL CHARACTERISTICS ( $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{CC}}=3.6 \mathrm{Vdc}$; No Input Signal,
unless otherwise noted)

| Characteristics | Symbol | Min | Typ | Max | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Total Supply Current (Enable $\left.=V_{\text {CC }}\right)$ | $I_{\text {total }}$ | 24 | 27 | 34 | mA |
| Power Down Current (Enable $\left.=\mathrm{V}_{\mathrm{EE}}\right)$ | $\mathrm{I}_{\text {total }}$ | - | 10 | 50 | $\mu \mathrm{~A}$ |

RECEIVER AC ELECTRICAL CHARACTERISTICS $\left(T_{A}=25^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{CC}}=3.6 \mathrm{Vdc} ; \mathrm{RF} \mathrm{In}=1.0 \mathrm{GHz} ; 1\right.$ st LO Freq $=1070.7 \mathrm{MHz}$; 2nd LO Freq $=60 \mathrm{MHz} ; \mathrm{f}_{\mathrm{mod}}=1.0 \mathrm{kHz} ; \mathrm{f}_{\mathrm{dev}}= \pm 40 \mathrm{kHz}$; IF filter bandwidth $=280 \mathrm{kHz}$, unless otherwise noted. See Figure 1 Test Circuit)

| Characteristics | Input Pin | Measure Pin | Symbol | MIn | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SINAD @ - 110 dBm LNA Input | LNA In | Det Out | SINAD | 12 | 20 | - | dB |
| 12 dB SINAD Sensitivity (Apps Circuit with C-message filter at DetOut) | LNA In | Det Out | SINAD 12 dB | - | -115 | - | dBm |
| 30 dB SINAD Sensitivity (No IF filter distortion within $\pm 40 \mathrm{kHz}$ ) | LNA In | Det Out | SINAD 30 dB | - | -100 | - | dBm |
| SINAD Variation with IF Offset of $\pm 40 \mathrm{kHz}$ (No IF filter distortion within $\pm 40 \mathrm{kHz}$ ) | LNA In | Det Out | - | - | 5.0 | - | dB |
| Noise Figure: LNA, 1st Mixer \& 2nd Mixer | LNA In | IF Out | NF | - | 3.5 | 5.0 | dB |
| Power Gain: LNA, 1st Mixer \& 2nd Mixer | LNA In | IF Out | G | 15 | 19 | 25 | dB |
| RSSI Dynamic Range | IF In | RSSI | - | - | 80 | - | dB |
| RSSI Current <br> $-10 \mathrm{dBm} @$ IF Input -20 dBm @ IF Input -30 dBm @ IF Input -40 dBm @ IF Input -50 dBm @ IF Input -60 dBm @ IF Input -70 dBm @ IF Input -80 dBm @ IF Input -90 dBm @ IF Input | IF In | RSSI | - | $\begin{aligned} & 35 \\ & - \\ & - \\ & - \\ & 15 \\ & - \\ & - \\ & - \end{aligned}$ | $\begin{aligned} & 40 \\ & 35 \\ & 30 \\ & 25 \\ & 20 \\ & 15 \\ & 10 \\ & 5.0 \\ & 1.0 \end{aligned}$ | $\begin{gathered} 55 \\ - \\ - \\ - \\ 37 \\ - \\ - \\ - \\ 7.0 \end{gathered}$ | $\mu \mathrm{A}$ |
| Input 1.0 dB Compression Point(Measured at IF output) |  |  | Pin1dB | - | -18 | - | dBm |
| Input 3rd Order Intercept Point (Measured at IF output) |  |  | IIP3 | - | -8.0 | - | dBm |
| Demodulator Output Swing (50 k \|| 56 pF Load) | IF In | Det Out | $V_{\text {out }}$ | 0.8 | 1.0 | 1.2 | $\mathrm{V}_{\mathrm{pp}}$ |

RECEIVER AC ELECTRICAL CHARACTERISTICS $\left(T_{A}=25^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{CC}}=3.6 \mathrm{Vdc} ; \mathrm{RF} \ln =1.0 \mathrm{GHz} ; 1 \mathrm{st}\right.$ LO Freq $=1070.7 \mathrm{MHz} ; 2 \mathrm{nd}$
LO Freq $=60 \mathrm{MHz} ; \mathrm{f}_{\mathrm{mod}}=1.0 \mathrm{kHz} ; \mathrm{f}_{\mathrm{dev}}= \pm 40 \mathrm{kHz}$; IF filter bandwidth $=280 \mathrm{kHz}$, unless otherwise noted. See Figure 1 Test Circuit)

| Characteristics | Input Pin | Measure Pin | Symbol | MIn | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Demodulator Bandwidth ( $\pm 1.0 \mathrm{~dB}$ bandwidth) |  | Det Out | BW | - | 100 | - | kHz |
| $\begin{gathered} \text { Prescalar Output Level ( } 10 \mathrm{k} \Omega / / 8.0 \mathrm{pF} \text { load }) \\ \text { Prescaler } 64 \text { Frequency }=16.72968 \mathrm{MHz} \\ \text { Prescaler } 65 \text { Frequency }=16.4723 \mathrm{MHz} \\ \hline \end{gathered}$ |  | PRSCout | $V_{\text {out }}$ | $\begin{aligned} & 0.4 \\ & 0.4 \end{aligned}$ | $\begin{aligned} & 0.51 \\ & 0.51 \end{aligned}$ | $\begin{aligned} & 0.6 \\ & 0.6 \end{aligned}$ | $\mathrm{V}_{\mathrm{pp}}$ |
| MC Current Input (High) |  | MC | $\mathrm{l}_{\text {in }}$ | 70 | 100 | 130 | $\mu \mathrm{A}$ |
| MC Current Input (Low) |  | MC | $\mathrm{l}_{\mathrm{il}}$ | -130 | -100 | -70 | $\mu \mathrm{A}$ |
| Input high voltage |  | Enable | $\mathrm{V}_{\text {ih }}$ | $\begin{aligned} & \hline \mathrm{V}_{\mathrm{CC}} \\ & -0.4 \end{aligned}$ | - | VCC | V |
| Input low voltage |  | Enable | $\mathrm{V}_{\text {il }}$ | 0 | - | 0.4 | V |
| Input Current |  | Enable | $\mathrm{l}_{\text {in }}$ | -50 | - | 50 | $\mu \mathrm{A}$ |
| PLL Setup Time [Note 1] | MC | PRSC ${ }_{\text {out }}$ | TPLL | - | 10 | - | nS |
| SNR @ - 30 dBm Signal Input ( $<40 \mathrm{kHz}$ deviation;with C-Message Filter) |  |  |  | - | 50 | - | dB |
| Total Harmonic Distortion ( $<40 \mathrm{kHz}$ deviation;with C-Message Filter) |  |  |  | - | 1.0 | - | \% |
| Spurious Response SINAD (RF In: -50 dBm) |  |  |  | - | 12 | - | dB |

Figure 1. Test Circuit


## General

The ML13145 is a low power dual conversion wideband FM receiver incorporating a split IF. This device is designated for use as the receiver in analog and digital FM systems such as 900 Mhz ISM Band Cordless phones and wideband data links with data rates up to 150 kbps . It contains a 1 st and 2 nd mixer, 1st and 2nd local oscillator, Received Signal Strength Indicator (RSSI), IF amplifier, limiting IF, a unique coilless quadrature detector, and a device enable function.

## Current Regulation/Enable

The ML13145 is designed for battery powered portable applications. Supply current is typically 27 mA at 3.6 Vdc .
Temperature compensating, voltage independent current regulators are controlled by the Enable Pin where "high" powers up and "low" powers down the entire circuit.

## Low Noise Amplifier (LNA)

The LNA is a cascoded common emitter amplifier configuration. Under very large RF input signals, the DC base current of the common emitter and cascode transistors can become very significant. To maintain linear operation of the LNA, adequate dc current source is needed to establish the 2 Vbe reference at the base of the RF cascoded transistor and to provide the base voltage on the common emitter transistor. A sensing circuit, together with a current mirror guarantees that there is always sufficient DC base current available for the cascode transistor under all power levels.

## 1st and 2nd Mixer

Each mixer is a double-balanced class AB four quadrant multiplier which may be externally biased for high mixer dynamic range. Mixer input third order intercept point of up to 17 dBm is achieved with only 7.0 mA of additional supply current. The 1st mixer has a single-ended input at $50 \Omega$ and operates at 1.0 GHz with -3.0 dB of power gain at approximately 100 mVrms LO drive level. The mixers have open collector differential outputs to provide excellent mixer dynamic range and linearity.

## 1st Local Oscillator

The 1st LO has an on-chip transistor which operates with coaxial transmssion line and LC resonant elements up to 1.8 GHz . A VCO output is available for multi-frequency operation under PLL synthesizer control.

## RSSI

The received signal strength indicator (RSSI) output is a current proportional to the log of the received signal amplitude. The RSSI current output ( $\operatorname{Pin} 7$ ) is derived by summing the currents from the IF and limiting amplifier stages. An increase in RSSI dynamic range, particularly at higher input signal levels is achieved. The RSSI circuit is designed to provide typical-
ly 80 dB of dynamic range with temperature compensation. Linearity of the RSSI is optimized by using external ceramic bandpass filters which have an insertion loss of 4.0 dB and $330 \Omega$ source and load impedance.

## IF Amplifier

The first IF amplifier section is composed of three differential stages with the second and third stages contributing to the RSSI. This section has internal DC feedback and external input decoupling for improved symmetry and stability. The total gain of the IF amplifier block is approximately 40 dB up to 40 MHz .
The fixed internal input impedance is $330 \Omega$. When using ceramic filters requiring source and load impedances of $330 \Omega$, no external matching is necessary. Overall RSSI linearity is dependent on having total midband attenuation of $10 \mathrm{~dB}(4.0$ dB insertion loss plus 6.0 dB impedance matching loss) for the filter. The output of the IF amplifier is buffered and the impedance is $330 \Omega$.

## Limiter

The limiter section is similar to the IF amplifier section except that five stages are used with the middle three contributing to the RSSI. The fixed internal input impedance is $330 \Omega$. The total gain of the limiting amplifier section is approximately 84 dB . This IF limiting amplifier section internally drives the coilless quadrature detector section.

## Coilless Quadrature Detector

The coilless detector is a unique design which eliminates the conventional tunable quadrature coil in FM receiver systems. The frequency detector implements a phase locked loop with a fully integrated on chip relaxation oscillator which is current controlled and externally adjusted, a bandwidth adjust, and an automatic frequency tuning circuit. The loop filter is external to the chip allowing the user to set the loop dynamics. Two outputs are used: one to deliver the audio signal (detector output) and the other to filter and tune the detector (AFT).

Figure 2. 2nd Mixer NF \& Gain versus LO Power


PIN FUNCTION DESCRIPTION

| Pin | Symbol/Type | Description | Description |
| :---: | :---: | :---: | :---: |
| 47 | BWadj | See Figure 3. | COILLESS DETECTOR <br> Bandwidth Adjust <br> The deviation bandwidth of the detector response is determined by the combination of an on-chip capacitor and an external resistor to ground. |
| 2 | $F_{\text {adj }}$ |  | Frequency Adjust <br> The free running frequency of the detector oscillator is defined by the combination of an on-chip capacitor and an external resistor, Radj from frequency adjust pin to ground. |
| 1,48 | VEE |  | $\mathrm{V}_{\mathrm{EE}}$, Negative Supply <br> These pins are $\mathrm{V}_{\mathrm{EE}}$ supply for the coilless detector circuit. |
| 3 | AFT Out |  | AFT Out <br> The AFT is low pass filtered with a corner frequency below the audio bandwidth allowing the error to be added to the center frequency adjust signal at Fadj, Pin 2. The low frequency high pass corner is set by the external capacitor, Ct from AFT out (Pin 3) to AFT in (Pin 4) and external resistor, Rt from AFT out to Fadj (Pin 2). |
| 4 | AFT In |  | AFT In <br> The AFT in is used to set the buffer transfer function. |
| 5 | Det Gain |  | Detector Gain <br> The AFT buffer is used to set the buffer transfer function. |
| 6 | Det Out |  | Detector Output <br> Set gain and output level of detector with resistor to Det Out Pin. |

Figure 3. Coilless Detector Internal Circuit


| Pin | Symbol/Type | Description | Description |
| :---: | :---: | :---: | :---: |
| 8 | $\mathrm{V}_{\text {EE }}$ |  | $\mathrm{V}_{\mathrm{EE}}$, Negative Supply Voltage |
| 9 | PRSCout |  | Prescaler Output <br> The prescaler output provides typically 500 mVpp drive to the fin pin of a PLL synthesizer. Conjugately matching the interface will increase the drive delivered to the PLL input. |
| 10 | MC |  | Dual Modulus Control Current Input This requires a current input of typically $200 \mu \mathrm{App}$. |
| 11, 12 | $\mathrm{V}_{\mathrm{CC}}$ | $\begin{aligned} & \mid \\ & \mid \\ & \mid \end{aligned}$ | $\mathrm{V}_{\text {CC }}$, Positive Supply <br> $\mathrm{V}_{\mathrm{CC}}$ pin is taken to the incoming positive battery or regulated dc voltage through a low impedance trace on the PCB. It decoupled to $\mathrm{V}_{\mathrm{EE}}$ ground at the pin of the IC. |
| 14 | LNA In |  | LNA In <br> The input is the base of the common emitter transistor. Minimum external matching is required to optimize the input return loss and gain. |
| $\begin{gathered} 13,15 \\ \& 16 \end{gathered}$ | VEE |  | VEE, Negative Supply <br> $V_{E E}$ pin is taken to an ample dc ground plane through a low impedance path. The path should be kept as short as possible. A minimum two sided PCB is recommended so that ground returns can be easily made through via holes. |
| 17 | LNAout |  | LNA Out <br> The output is from the collector of the cascode transistor amplifier. The output may be conjugately matched with a shunt $L$ (needed to dc bias the open collector), and series $L$ and $C$ network. |
| 19 | Mxr ${ }_{1} \mathrm{In}$ |  | 1st Mixer Input <br> The mixer input impedance is broadband $50 \Omega$ for applications up to 2.4 GHz . It easily interfaces with a RF ceramic filter. |
| 20 | Lin Adj1 |  | 1st Mixer Linearity Control <br> The mixer linearity control circuit accepts approximately 0 to $300 \mu \mathrm{~A}$ control current to set the dynamic range of the mixer. An Input Third Order Intercept Point, IIP3 of 17 dBm may be achieved at $300 \mu \mathrm{~A}$ of control current. |

\begin{tabular}{|c|c|c|c|}
\hline Pin \& Symbol/Type \& Description \& Description \\
\hline 21 \& Enable \&  \& \begin{tabular}{l}
Enable \\
Enable the receiver by pulling the pin up to \(\mathrm{V}_{\mathrm{CC}}\).
\end{tabular} \\
\hline 26 \& \(\mathrm{V}_{\mathrm{EE}}\) \& \multirow[t]{2}{*}{} \& \begin{tabular}{l}
\(\mathrm{V}_{\mathrm{EE}}\), Negative Supply \\
\(\mathrm{V}_{\mathrm{EE}}\) supply for the mixer IF output.
\end{tabular} \\
\hline 27
28 \& IF1+

IF1- \& \& | 1st Mixer Outputs |
| :--- |
| The Mixer is a differential open collector output configuration which is designed to use over a wide frequency range. The differential output of the mixer has back to back diodes across them to limit the output voltage swing and to prevent pulling of the VCO. Differential to single-ended circuit configuration and matching options are shown in the Test Circuit. Additional mixer gain can be achieved by matching the outputs for the desired passband Q. | <br>

\hline 22 \& Collector \& \multirow[t]{4}{*}{} \& \multirow[t]{2}{*}{| On-board VCO Transistor |
| :--- |
| The transistor has the emitter, base, collector, VCC, and VEE pins available. Internal biasing which is compensated for stability over temperature is provided. It is recommended that the base pin is pulled up to VCC through an RFC chosen for the particular oscillator center frequency . |} <br>

\hline 23 \& Emitter \& \& <br>

\hline 25 \& $\mathrm{V}_{\mathrm{CC}}$ \& \& | $\mathrm{V}_{\mathrm{CC}}$, Positive Supply Voltage |
| :--- |
| A VCC pin is provided for the VCO. The operating supply voltage range is from 2.7 Vdc to 6.5 Vdc . | <br>

\hline 18, 26 \& $V_{E E}$ \& \& VEE, Negative Supply Voltage <br>

\hline 29 \& Lin Adj2 \& \multirow[t]{3}{*}{} \& | 2nd Mixer Linearity Control |
| :--- |
| The mixer linearity control circuit accepts approximately 0 to $400 \mu \mathrm{~A}$ control current to set the dynamic range of the mixer. An Input Third Order Intercept Point, IIP3 of 17 dBm may be achieved at $400 \mu \mathrm{~A}$ of control current. IIP3 default with no external bias is 10 dBm . | <br>


\hline 30 \& M x 2 In \& \& | 2nd Mixer Input |
| :--- |
| The mixer input impedance is broadband $50 \Omega$. | <br>

\hline 31 \& $\mathrm{V}_{\mathrm{CC}}$ \& \& VCC, Positive Supply <br>
\hline
\end{tabular}

\begin{tabular}{|c|c|c|c|}
\hline Pin \& Symbol/Type \& Description \& Description \\
\hline 32, 34 \& \(\mathrm{V}_{\mathrm{EE}}\) \&  \& \(\mathrm{V}_{\mathrm{EE}}\), Negative Supply Voltage \\
\hline 33 \& LO2 \&  \& \begin{tabular}{l}
2nd Local Oscillator \\
The 2nd LO input impedance is broadband \(50 \Omega\); it is driven from an external \(50 \Omega\) source. Typical level is -15 to -10 dBm .
\end{tabular} \\
\hline 35

36 \& IF2+

IF2- \&  \& | 2nd Mixer Outputs |
| :--- |
| The Mixer is a differential open collector configuration. | <br>

\hline 37 \& $\mathrm{V}_{\mathrm{EE}}$ \& \multirow[t]{6}{*}{See Figure 4.} \& $\mathrm{V}_{\mathrm{EE}}$, Negative Supply Voltage <br>

\hline 38 \& IF In \& \& | IF Amplifier Input |
| :--- |
| IF amplifier input source impedance is $330 \Omega$.. The three stage amplifier has 40 dB of gain with 3.0 dB bandwidth of 40 MHz . | <br>


\hline 39, 40 \& | IF Dec1, |
| :--- |
| IF Dec2 | \& \& | IF Decoupling |
| :--- |
| These pins are decoupled to $\mathrm{V}_{\mathrm{CC}}$ to provide stable operation of the limiting IF amplifier. | <br>

\hline 41 \& IF Out \& \& IF Amplifier Output IF amplifier output load impedance is $330 \Omega$. <br>
\hline 42 \& $\mathrm{V}_{\mathrm{CC}}$ \& \& $\mathrm{V}_{\text {cc }}$, Positive Supply Voltage <br>

\hline 7 \& RSSI \& \& | RSSI |
| :--- |
| The RSSI circuitry in the 2nd \& 3rd amplifier stages outputs a current when the output of the previous stage enters limiting. The net result is a RSSI current which represents the logarithm of the IF input voltage. An external resistor to ground is used to provide a voltage output. | <br>

\hline
\end{tabular}

Figure 4. IF Amplifier Functional Diagram


| Pin | Symbol/Type | Description | Description |
| :---: | :---: | :---: | :---: |
| 43 | $\mathrm{V}_{\mathrm{CC}}$ | See Figure 5. | VCC, Positive Supply Voltage |
| 44 | Lim In |  | Limiting Amplifier Input <br> Limiting amplifier input source impedance is $330 \Omega$. This amplifier has 84 dB of gain with 3.0 dB bandwidth of 40 MHz ; this enables the IF and limiting ampliers chain to hard limit on noise. |
| 45, 46 | Lim Dec1, Lim Dec2 |  | If Decoupling <br> These pins are decoupled to $\mathrm{V}_{\mathrm{CC}}$ to provide stable operation of the 2nd IF limiting amplifier. |
| 7 | RSSI |  | RSSI <br> The RSSI circuitry in the 2nd, 3rd, \& 4th amplifier stages outputs a current when the output of the previous stage enters limiting. The net result is a RSSI current which represents the logarithm of the IF input voltage. An external resistor to ground is used to provide a voltage output. |

Figure 5. Limiter Amplifier Functional Diagram


Figure 6. 2nd Mixer Gain versus LO Drive


Figure 8. 2nd Mixer IP3/P1dB versus Lin Adj Current


Figure 7. 2nd Mixer $\mathrm{P}_{1 \mathrm{~dB}}$ versus LO Drive


Figure 9. 2nd Mixer Gain versus Lin Adj Current


Figure 10. Test Circuit for Figures 6 thru 9.


Figure 11. Fadj Current versus IF Frequency


Figure 13. BWadj Resistor versus BWadj Current


Figure 12. Fadj Resistor versus IF Frequency


Figure 14. IF Frequency versus BWadj Current


Table 1. LNA S-Parameters: 3.6 Vdc

| Freq <br> (MHz) | S11 <br> Mag | S11 <br> Ang | S21 <br> Mag | S21 <br> Ang | S12 <br> Mag | S12 <br> Ang | S22 <br> mag | S22 <br> Ang |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 25 | 0.84 | -3.0 | 10.8 | 176 | 0.00005 | -27 | 1.0 | -1.2 |
| 50 | 0.84 | -71 | 10.7 | 171 | 0.0004 | 76 | 1.0 | -3.7 |
| 100 | 0.83 | -15 | 10.3 | 162 | 0.0006 | 61 | 0.99 | -4.9 |
| 150 | 0.81 | -22 | 10. | 154 | 0.0011 | 91 | 0.99 | -7.3 |
| 200 | 0.78 | -28 | 9.6 | 147 | 0.001 | 60 | 0.99 | -9.7 |
| 300 | 0.73 | -41 | 9.0 | 132 | 0.002 | 42 | 0.99 | -15 |
| 400 | 0.66 | -50 | 7.8 | 116 | 0.00070 | 22 | 0.95 | -19 |
| 450 | 0.64 | -54 | 7.4 | 111 | 0.0014 | 39 | 0.96 | -21 |
| 500 | 0.62 | -59 | 7.0 | 106 | 0.0009 | 69 | 0.96 | -23 |
| 750 | 0.51 | -77 | 5.5 | 80 | 0.0013 | -51 | 0.94 | -33 |
| 800 | 0.49 | -80 | 5.2 | 75 | 0.002 | -80 | 0.93 | -36 |
| 850 | 0.47 | -81 | 4.9 | 71 | 0.004 | -120 | 0.92 | -37 |
| 900 | 0.46 | -82 | 4.6 | 67 | 0.0057 | -130 | 0.92 | -38 |
| 950 | 0.44 | -82 | 4.3 | 62 | 0.008 | -142 | 0.91 | -40 |
| 1000 | 0.45 | -81 | 3.9 | 58 | 0.014 | -162 | 0.95 | -41 |
| 1250 | 0.55 | -94 | 3.5 | 47 | 0.029 | 140 | 0.099 | -50 |
| 1500 | 0.48 | -120 | 3.1 | 24 | 0.02 | 63 | 0.94 | -65 |
| 1750 | 0.43 | -126 | 2.5 | 6.9 | 0.0066 | 79 | 0.93 | -74 |
| 2000 | 0.43 | -135 | 2.1 | -9.9 | 0.0099 | 129 | 0.92 | -85 |
| 2250 | 0.45 | -145 | 1.8 | -27 | 0.017 | 133 | 0.91 | -96 |
| 2500 | 0.47 | -155 | 1.5 | -43 | 0.021 | 132 | 0.89 | -106 |
| 2750 | 0.51 | -167 | 1.2 | -60 | 0.03 | 130 | 0.88 | -118 |
| 3000 | 0.55 | -180 | 1.0 | -78 | 0.039 | 120 | 0.85 | -129 |



## Legacy Applications Information

Figure 16. Evaluation PCB Component Side

Figure 17. Evaluation PCB Solder Side


| C45 | 3.3 p |
| :--- | :--- |
| C46, C47 | 2.0 p |
| C49 | 22 |
| C50 | 1.0 |
| R1, R7, R8, L8, L9, R12, C52 | U/D |
| L1 | 6.8 n |
| L2 | 5.6 n |
| L4, L5 | 2.7 |
| L6 | RFC |
| L7 | 2.7 n |
| R3 | 33 k |
| R5 | 27 k |
| R6,R14 | 51 k |
| R11,R9 | 68 k |
| R10 | 2.7 k |
| R13 | 51 |
| T1 | A099 |
| U1 | ML13145 |

Figure 18. Evaluation PCB Ground Plane


Figure 19. Evaluation PCB Power Plane


## OUTLINE DIMENSIONS



Lansdale Semiconductor reserves the right to make changes without further notice to any products herein to improve reliability, function or design. Lansdale does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others. "Typical" parameters which may be provided in Lansdale data sheets and/or specifications can vary in different applications, and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by the customer's technical experts. Lansdale Semiconductor is a registered trademark of Lansdale Semiconductor, Inc.

